Reg No.:_____ Name: APJ ABDUL KALAM TECHNOLOGICAL UNIVERSITY THIRD SEMESTER B.TECH DEGREE EXAMINATION(R&S), DECEMBER 2019 **Course Code: IT201 Course Name: DIGITAL SYSTEM DESIGN** Max. Marks: 100 **Duration: 3 Hours PART A** Answer any two full questions, each carries 15 marks. Marks 1 Convert the hexadecimal number 153.125 to decimal, binary and octal. (4) Perform addition, subtraction, multiplication, and division of the following (6)binary numbers without converting them to decimal: 1000110 and 110 Perform subtraction on the given unsigned binary numbers using the 2's (5) complement of the subtrahend. i) 11010 - 1001111100011 - 1010ii) 2 Find the decimal equivalent of (A40F)₁₆ a) (i) (6)Find the 16's complement of (A40F)₁₆ (ii) (iii) Convert to binary (A40F)₁₆ (iv) Finds the 2's complement of the result in (iii) For the Boolean function (9)F = w'xy' + xy'z + x'y'z + w'xy + wx'y + wxy(i) Draw the logic diagram, using the original Boolean expression. (ii) Simplify the Boolean algebra to a minimum number of literals. Obtain the truth table of the function from the simplified expression (iii) and show that it is the same as the original Boolean expression. Simplify the following functions using Quine- McClusky method: 3 (7) $f(a,b,c,d) = \sum m(2, 3, 4, 5, 13, 15) + \sum d(8, 9, 10, 11).$ Using K-map simplify following Boolean expression & give implementation of (8)b) same using gates $F(A,B,C,D) = \sum (2,4,8,15) + \sum D(0,3,9,12)$ PART B Answer any two full questions, each carries 15 marks. Darive characteristics equations for SP IV D and T flin flore (8)

4	a)	Derive characteristics equations for SR, JR, D and T hip hops.								(8)
	• `	- .								/ _ \

Design a combinational circuit to implement a 4-bit carry look-ahead adder. (7)

5 Explain the difference between a latch and a flip-flop using D-latch and D-flip-(5) flop.

b) Design a 4-bit code-converter to convert BCD to gray code. (10)

(10)

6 a) What is encoder? Design octal to binary encoder. (5)

b) For the following state table

Present	Next	State	Output		
State	x=0	x=1	x=0	x=1	
a	b	c	0	0	
b	d	f	1	0	
С	b	e	0	0	
d	f	h	1	0	
e	b	e	0	0	
f	g	a	1	1	
g	a	h	0	0	
h	g	e	1	1	

- i. Draw the corresponding state diagram.
- ii. Tabulate the reduced state table.
- iii. Draw the state diagram corresponding to the reduced state table.
- iv. Design the sequential circuit using flip-flops. [Hint: Unused states may be considered as don't cares.]

PART C

Answer any two full questions, each carries 20 marks.

- 7 a) Implement a four-bit universal shift register. Explain its design. (10)
 - b) What do you mean by ripple counter? Design and implement a BCD ripple (10) counter.
- 8 a) What are the operations that can be performed on a RAM? What are the steps (10) involved? Explain.
 - b) Write the Algorithm for addition of binary numbers. (10)
- 9 a) Design a three bit counter that counts only odd numbers (1-3-5-7-1), using JK (10) Flip-flops.
 - b) Tabulate the PLA programming table for the four Boolean functions listed (10) below. Minimize the numbers of product terms.

$$\begin{aligned} &A(x,\,y,\,z) = \sum_{m}(1,\,3,\,5,\,6) \\ &B(x,\,y,\,z) = \sum_{m}(0,\,1,\,6,\,7) \\ &C(x,\,y,\,z) = \sum_{m}(3,\,5) \end{aligned}$$

$$D(x, y, z) = \sum_{m=1}^{\infty} (1, 2, 4, 5, 7)$$
