

Digital System Design


Module 5 - COUNTERS AND SHIFT REGISTERS

Dr. Deepthi Sasidharan


Assistant Professor, Department of Information Technology
GEC Barton Hill, Thiruvananthapuram

November 18, 2020

Serial transfer from register A to register B



(a) Block diagram




(b) Timing diagram

Example

Serial-Transfer Example

| Timing Pulse | Shift Register A | | | | Shift Register B | | | |
|---------------|------------------|---|---|---|------------------|---|---|---|
| Initial value | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| After T_1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 |
| After T_2 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 |
| After T_3 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 |
| After T_4 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 |


Serial Adder



State Table for Serial Adder

| Present State Q | Inputs $x \quad y$ | | Next State Q | Output S | Flip-Flop Inputs | |
|----------------------|-----------------------|---|-------------------|---------------|------------------|-------|
| | | | | | J_Q | K_Q |
| 0 | 0 | 0 | 0 | 0 | 0 | X |
| 0 | 0 | 1 | 0 | 1 | 0 | X |
| 0 | 1 | 0 | 0 | 1 | 0 | X |
| 0 | 1 | 1 | 1 | 0 | 1 | X |
| 1 | 0 | 0 | 0 | 1 | X | 1 |
| 1 | 0 | 1 | 1 | 0 | X | 0 |
| 1 | 1 | 0 | 1 | 0 | X | 0 |
| 1 | 1 | 1 | 1 | 1 | X | 0 |

Serial adder using JK flip-flop




Universal Shift Register

The most general shift register has the following capabilities:

1. A *clear* control to clear the register to 0.
2. A *clock* input to synchronize the operations.
3. A *shift-right* control
4. A *shift-left* control
5. A *parallel-load* control
6. n parallel output lines
7. A *control* state that leaves the information in the register unchanged

4-bit Universal Shift Register



Function Table for the Register

| Mode Control | | Register Operation |
|-------------------------|-------------------------|---------------------------|
| s_1 | s_0 | |
| 0 | 0 | No change |
| 0 | 1 | Shift right |
| 1 | 0 | Shift left |
| 1 | 1 | Parallel load |