
Digital System Design Module 4 - SEQUENTIAL LOGIC CIRCUITS

Dr. Deepthi Sasidharan

Assistant Professor, Department of Information Technology GEC Barton Hill, Thiruvananthapuram

November 2, 2020

SR Latch




En	S	R	Next state of Q
0 1 1 1 1	X 0 0 1	X 0 1 0 1	No change No change Q = 0; reset state Q = 1; set state Indeterminate

(b) Function table

SR latch with control input

D Latch (Transparent Latch)



0 X No change	En D	Next state of Q
$ \begin{array}{ccc} 1 & 0 & Q = 0; \text{ reset state} \\ 1 & 1 & \widetilde{Q} = 1; \text{ set state} \end{array} $		Q = 0; reset state

(b) Function table