
# Digital System Design Module 5 - COUNTERS AND SHIFT REGISTERS

Dr. Deepthi Sasidharan

Assistant Professor, Department of Information Technology GEC Barton Hill, Thiruvananthapuram

November 18, 2020

## Serial transfer from register A to register B




## Example

#### Serial-Transfer Example

Timing Pulse	Shif	t Re	gist	er A	Shif	t Re	gist	er B
Initial value	1	0	1	1	0	0	1	0
After $T_1$	1	1	0	1	1	0	0	1
After $T_2$	1	1	1	0	1	1	0	0
After $T_3$	0	1	1	1	0	1	1	0
After $T_4$	1	0	1	1	1	0	1	1

## Serial Adder


Digital System Design



#### State Table for Serial Adder

Present State Inputs		<b>Next State</b>	Output	Flip-Flop Inputs		
Q	X	y	Q	S	JQ	K <sub>Q</sub>
0	0	0	0	0	0	X
0	0	1	0	1	0	X
0	1	0	0	1	0	X
0	1	1	1	0	1	X
1	0	0	0	1	X	1
1	0	1	1	0	X	0
1	1	0	1	0	X	0
1	1	1	1	1	X	0

## Serial adder using JK flip-flop




## Universal Shift Register

The most general shift register has the following capabilities:

- 1. A *clear* control to clear the register to 0.
- 2. A *clock* input to synchronize the operations.
- 3. A shift-right control
- 4. A shift-left control
- 5. A parallel-load control
- 6. n parallel output lines
- A control state that leaves the information in the register unchanged



## 4-bit Universal Shift Register



### Function Table for the Register

Mode (	Control	_
s <sub>1</sub>	<b>s</b> <sub>0</sub>	Register Operation
0	0	No change
0	1	Shift right
1	0	Shift left
1	1	Parallel load