
Digital System Design Module 4 - SEQUENTIAL LOGIC CIRCUITS

Dr. Deepthi Sasidharan

Assistant Professor, Department of Information Technology GEC Barton Hill, Thiruvananthapuram

November 2, 2020


D Latch (Transparent Latch)




En D	Next state of Q
0 X 1 0 1 1	No change $Q = 0$; reset state $Q = 1$; set state

(b) Function table

Graphic symbols for latches




Clock response in latch and flip-flop



Flip-Flops

- There are two ways that a latch can be modified to form a flip-flop.
 - Employ two latches in a special configuration that isolates the output of the flip-flop and prevents it from being affected while the input to the flip-flop is changing.
 - Trigger only during a signal transition (from 0 to 1 or from 1 to 0) of the synchronizing signal (clock) and is disabled during the rest of the clock pulse


Master-slave D flip-flop



Edge-Triggered D Flip-Flop



D -type positive-edge-triggered flip-flop



Graphic symbol for edge-triggered D flip-flop

