

LIST OF FIGURES

| | |
|--|----|
| Figure 1: Block Diagram | 3 |
| Figure 2: FPGA – ADC DAC Interface | 5 |
| Figure 3: Input Channels of ADC..... | 6 |
| Figure 4 : Anti- Aliasing Filter | 7 |
| Figure 5: Reconstruction Filter..... | 8 |
| Figure 6: Stereo Jack..... | 9 |
| Figure 7: Frequency Range Set..... | 10 |
| Figure 8: FPGA – RS232 Interface | 12 |
| Figure 9: Seven Segment Display | 13 |
| Figure 10: Stepper Motor Interface | 15 |
| Figure 11: Relay Interface | 16 |
| Figure 12: DC Motor Interface..... | 17 |
| Figure 13: LCD Interface to SPARTAN-3 FPGA..... | 18 |
| Figure 14: ASCII Code for 5 x 7 LCD display | 20 |
| Figure 15: positional Details of On Board Connectors | 26 |
| Figure 16: JTAG Mode Selection | 29 |
| Figure 17: JTAG Connector Details..... | 30 |

LIST OF TABLES

| | |
|--|----|
| Table 1: Analog Inputs | 7 |
| Table 2: ADC Interface to SPARTAN 3 FPGA | 7 |
| Table 3: Control Inputs to ADC..... | 7 |
| Table 4: Analog Outputs..... | 8 |
| Table 5: DAC Interface to FPGA..... | 8 |
| Table 6: Potentiometer adjustments | 10 |
| Table 7: Jumper Setting for ADC Input..... | 11 |
| Table 8: Jumper setting for Anti Aliasing Filter..... | 11 |
| Table 9: Jumper Setting for Analog Output | 11 |
| Table 10: Jumper Setting for Reconstruction Filter | 11 |
| Table 11: RS232 Interface to SPARTAN -3 FPGA | 12 |
| Table 12: Seven Segment Display Interface to SPARTAN-3 FPGA..... | 14 |
| Table 13: Stepper motor Connector: J14 | 15 |
| Table 14: Stepper Motor and Relay Interface to FPGA..... | 16 |
| Table 15: DC motor Connector: J14 | 17 |
| Table 16: Data Line Interface to SPARTAN-3 FPGA..... | 19 |
| Table 17: Control Line Interface to SPARTAN-3 FPGA | 19 |
| Table 18: DIP switch Interface to SPARTAN-3 FPGA | 21 |
| Table 19: KEY switch Interface to SPARTAN-3 FPGA..... | 22 |
| Table 20: LED Interface to SPARTAN-3 FPGA | 22 |
| Table 21: IO Clock-Reset Interface to FPGA | 27 |
| Table 22: Mode Selection Jumper Settings | 28 |
| Table 23: Mode Selection Table | 28 |
| Table 24: Configuration Selection..... | 29 |
| Table 25: Power Supply Details | 31 |

TABLE OF CONTENTS

| | |
|--|-----------|
| PREFACE..... | 1 |
| About This Manual..... | 1 |
| Manual Contents | 1 |
| CHAPTER 1..... | 2 |
| Introduction | 2 |
| Features | 2 |
| CHAPTER 2..... | 5 |
| ADC - DAC Interface | 5 |
| 2.1 ANALOG INPUT..... | 5 |
| 2.2 Analog Input Connector:..... | 6 |
| 2.3 ANALOG OUTPUT..... | 8 |
| 2.4 Analog Output Connector:..... | 8 |
| 2.6 Stereo Jack Connector:..... | 9 |
| 2.7 Function Generator | 9 |
| 2.8 Potentiometer Adjustments | 10 |
| 2.9 Jumper Settings of ADC- DAC Interface..... | 10 |
| CHAPTER 3..... | 12 |
| Serial Interface..... | 12 |
| 3.1 RS- 232 Interface | 12 |
| CHAPTER 4..... | 13 |
| Seven Segment LED Display | 13 |
| CHAPTER 5..... | 15 |
| Stepper Motor And Relay Interface | 15 |
| 5.1 Stepper Motor Interface..... | 15 |
| 5.2 Relay Interface | 15 |
| CHAPTER 6..... | 17 |
| DC Motor | 17 |
| 6.1 DC Motor Interface | 17 |
| CHAPTER 7..... | 18 |
| LCD Interface..... | 18 |
| 7.1 Data Lines Connection | 18 |
| 7.2 Control Line Interface: | 19 |
| 7.3 ASCII CODE..... | 20 |
| CHAPTER 8..... | 21 |
| Switches And LEDs | 21 |
| 8.1 DIP Switches | 21 |
| 8.2 Key Switches | 22 |
| 8.3 LEDS | 22 |
| CHAPTER 9..... | 24 |
| Connector Details | 24 |
| CHAPTER 10..... | 27 |
| Clock and Reset Sources | 27 |

| | |
|--|-----------|
| CHAPTER 11 | 28 |
| SPARTAN-3 Configuration Details | 28 |
| 11.1 Boundary Scan mode:..... | 28 |
| 11.2 Master Serial Mode | 28 |
| 11.3 Jumper Setting | 28 |
| 13.4 JTAG Header: | 29 |
| CHAPTER 12..... | 31 |
| Power Supplies | 31 |
| 12.1 Voltage Regulators..... | 31 |
| APPENDIX A | 32 |
| Consolidated UCF For The Complete Board | 32 |
| APPENDIX B | 37 |
| Operating Instructions To Start A New Design | 37 |
| B.1 Starting The ISE Software: | 37 |
| B.2 Design Flow | 37 |
| B.3 Design Description..... | 38 |
| B.4 Truth Table of Half adder: -..... | 38 |
| B.5 VHDL Code for Half adder | 38 |
| B.6 Steps to implement the Half adder in the FPGA using Xilinx ISE(8.1i) | 39 |
| APPENDIX C | 56 |
| Component Diagram Details | 56 |
