MAVEN SILICON HACKATHON LEVEL 2

Submitted by

NITHISH REDDY KVS - 2022105065

ELECTRONICS AND COMMUNICATION ENGINEERING



COLLEGE OF ENGINEERING, GUINDY CHENNAI -600025


<u>AIM</u>

To Design a sequence detector that detects the sequence "10101" from the input data stream with MSB detected first, Draw the Moore FSM for overlapping sequence.


SOFTWARE REQUIRED

Xilinx Vivado

STATE DIAGRAM:



EXPECTED WAVEFORM:



VERILOG CODE:

```
module sequence_detector(
    input clk,
    input reset,
    input data_in,
    output reg detected
);

localparam
    S0 = 3'd0,
    S1 = 3'd1,
```

S2 = 3'd2,

```
S3 = 3'd3,
  S4 = 3'd4,
  S5 = 3'd5;
reg [2:0] current state, next state;
always @(posedge clk or posedge reset) begin
  if(reset) current state <= S0;
  else current state <= next state;
end
always @(*) begin
  case(current state)
     S0: next state = data in ? S1 : S0;
    S1: next state = data in ? S1 : S2;
    S2: next state = data in ? S3 : S0;
    S3: next state = data in ? S1 : S4;
    S4: next state = data in ? S5 : S0;
    S5: next state = data in ? S1 : S2;
    default: next state = S0;
  endcase
end
always @(*) begin
  detected = (current state == S5);
end
endmodule
```

TESTBENCH CODE:

```
`timescale 1ns/1ps
module tb sequence detector;
  reg clk, reset, data_in;
  wire detected;
  sequence detector dut (
      .clk(clk),
      .reset(reset),
      .data in(data in),
      .detected(detected));
  always #5 clk = \simclk;
  initial begin
     clk = 0;
     reset = 1;
     data in = 0;
     #20 \text{ reset} = 0;
     #10 data in = 1;
     #10 data in = 0;
     #10 data in = 1;
     #10 data_in = 0;
     #10 data_in = 1;
     #10 data_in = 0;
     #10 \text{ data in} = 1;
```

```
#10 data_in = 0;

#10 data_in = 1;

#10 data_in = 1;

#10 data_in = 0;

#10 data_in = 1;


#10 data_in = 1;

#10 data_in = 1;


#10 data_in = 1;

#10 data_in = 0;
```


RTL SCHEMATIC:



SYNTHESIS DESIGN:



SIMULATION RESULTS:



RESULT:

Thus the sequence detector has been implemented using the moore state logic fsm and the Verilog code and testbench have been written for the same and simulated and verified.