



- -> 8259A consist of eight about by lines from Do-Da
- -> The Later bus is the path over which down are transferred 5/11
  MPV 48259A
- -> The deda can be command words, status information or intersupt type numbers.
- -> The control signals will k RD (autive low) logic O, signal the \$259A whether duted to be written or read from its internal registes
- -) cs (active low) to enable the host interface enable
- -> Ao input implied in the selection of internal register is accessed Luring read & write operations
- -> Intersupt request IRO-IRI inputs are issued by external devices for service
- -> caso-case are known as cascade interface.
- The cascade lines are used to cascaded system when muniser of 8254 ICs. are interiorneded in muster of star inputs stare contiguration to expand the number of IR inputs from 8 to as high as 64
- Jevice acts as a menster or slave.
- -> INT is the intersupt request output of 8259A
- -> IT is applied direily to-he INTR input of the 8086.
- -) logic 1 is produced at mis output whenever the interrupt controller receives a valid request from a interrupting Lovice.
- This pin is used to severe authoritedeput

### Intersupt Request Register (IRR)

-> Interrupt nequest register keeps track of which interrupt 3). inputs are asking for service

-) If an intersupt input has an intersupt signal on it, then correstanding bit in the intersupt request register will be get

Interrupt Mark Register

> Interrupt mask register is used to disable or enable The , individual intersupt inputs.

-> Each sit in this register corresponds to the intersupt input with the same newbols

Interrupt service regristes

-> The In-service register keep tracks of which intersupt inputs are currently being serviced The corresponding bit will be get in the in service regular

Riority Resolver!

-> The property resolves and as a judget-heat determing if and when an intersupt request on one of the IR inputs got serviced


- 4 8 2 7 3 4 8 6 5 2 7 4 2 2 

#### Dired Memory Acres (DMA)

SDNA is a process of communicate on or date transfer controlled by a external peripheral.

is too slow, the DMA is generally used.

e.g. doder transfer 61n a floppy Liste & R/W



- -> The 8085 UP has two pins available for this type of ITO communication: HOLD (Hold) and HLDA (Hold Ack).
- -> conceptually this is an important technique; it introduced two new signed available on the 8082 -
- -> DMA stands for Direct Memory Access. -> It is designed by Intel to transfes data at the fastest rate.
- -> It allows the Levice to transfer the Lecter Livetly to/from memory without any interference of the CPU

# How DHA Operations are performed?

- -> Initially, when any Lovice has to send Lado bly the device of the memory, the device hers to send DMA request CDRO) to DMA controller.
- -> The DMA controller sends Hold request (HRO) to the CPV and waits for the CPV to assert the HIDA
- -> Then the UP tri-states all the Lecter bus, address bus and control ones. The CPV leaves the control ones bus and acknowledges The HOLD request through HIDA signal.
- -> Now the CPU is in HOLD state and the DMA controller has to manage - the operations ones buses the the CPV memory & I/O Levices

### Features of 8257;

- -> It has four channels which can be used ones four To Levices.
- 16-bit address & 14-bit counter 27 Each chemnel has -> Each channel can transfer Leater up to 64kb

- -> Four channel can be programmed independently -> Four channel can perform read transfer, write transfer, & verify transfer operations.
- -> It generates MARK Signal to the peripheral device -Meet 128 bytes have seen transferred.
- -> It requires a single phase clock.
- >Its frequency rangues from 250 Mz to 3 ruly.
- -> It operates in 2 models, i.e.

Master mode State "

## -> DAD instruction

4-TSteves.

- The contents of the assumulator are changed from a bineary value to two 4-bit bineary-coded deciment digits. This is the only instruction that used the auxilfrary flug (internally) to perform the binary-to-BCD conversion,
  - 1. If the value of the low-order four bits (D3-Da) in the acumulator is greater that 9 or if He flog is set, the instruction adds of to the lowerdes four bits,
    - 2. If the value of the high-order four bits (D7-D4) in the aumulator is greater them a or if the carry flag is set, the instruction adds 6 (60) to the high-order four bits.

Eg: Add decimal 12BCD to the accumulator, which contains 39BCD.

$$\frac{39_{BCD}}{12_{BCD}} = \frac{00111001}{00010000}$$

$$\frac{01001011}{4B}$$

The bineary sum is 4BH. The value of the low-order four 5its is larger than 9. Add 06 to the low-order four bits.

$$4B = 0000101$$
 $06 = 0000000$ 
 $01010001$ 
 $51$ 

top! Add second 68 BLD to the accumulator, which contains BS BLD

$$\frac{45}{38} = \frac{0100}{0111} \frac{1000}{1101}$$

$$\frac{0111}{0100} \frac{1101}{1000}$$

$$\frac{111}{0000001}$$

$$\frac{3}{3}$$

3/2/17 Absentles 1th period. 3, 6 10, 23, 22, 43, 52, 54,58,