Nithya Subramanian EE371 February 12, 2025 Lab 6 Report

Section 1: Procedure

This lab required modifying, implementing, and testing a car parking sensor system on using an online 3D simulation of a parking lot. The system detects vehicle entry and exit, tracks parking occupancy, and displays the status using LEDs and seven-segment displays. It utilizes GPIO inputs to monitor sensors and outputs signals to control gates and indicate when the lot is full. I divided the assignment into the following tasks, based on the major components:

- 1. No Deliverable for Task 1
- 2. Parking lot simulation for a working day

Task #2: Parking Lot Simulation for a Working Day

In task two I used the 3D parking lot on labsland to create a system that would keep track of a 3 space parking lot. This lot would be open for 8 hours each day where cars could exit and enter the lot but only take an empty space if it was available. The system also kept track of when the lot of FULL at any time during the 8 hours and would display "FULL" on HEX's 0-3 if the capacity of the lot(3 cars) was reached. The system also showed the current hour on HEX0 and would update as each hour passed.

The passing of hours was controlled by the hourFSM.sv module which consisted of 10 states. The first state was Idle where the FSM would start if the reset signal was high. It also set the totalCars and current amount of cars to 0-restarting the system. The module then had 8 states that were used for each hour of the work day and would only move to the next state when the incrHour signal was high. This signal would only be high if KEY[0] was pressed. The last state was the endStat state that would also make sure that the done signal was high to indicate the day was done so that the module would display the statistics of that current day. This statistic was held by the datapath module that kept track of the total number of cars, and current cars in the parking lot the hour that rushHour started and ending. These statistics were displayed at the end of each day on the HEX's where HEX3 showed the hour rush started and HEX2 showed when it ended. HEX0 and HEX1 showed the number of cars correlated to each hour of that day by using a 8x16 ram module to keep the data for that day. I also created a clock divider module to ensure that the timings for exits and enters and other signals were timely changed/recorded. My parkingLotControl module instantiated all these modules and connected my datapath module with my FSM to ensure that my system was working appropriately. THE DE1 SoC module acted as my top-level module that instantied the V GPIOs and connected them to the 3D simulator on labs land.




Figure 1: Block diagram of Task 2




Figure 2: ASMD Diagram of Task 2




Figure 3: FSM diagram of Task 2

Section 2: Results

Task #2: Parking Lot Simulation

Each of the testbench simulations tested the following situations:

1. **DE1_SoC**: Top level module




Figure 3.1: ModelSim waveform of DE1_SoC




Figure 3.2: ModelSim waveform of DE1_SoC




Figure 3.3: ModelSim waveform of DE1_SoC




Figure 3.4: ModelSim waveform of DE1_SoC

As you can see above for DE1_SoC module I tested all the different cases and simulated in figures 3.1-3.4. In figure 3.1 you can see that as the enter signal goes high currCar increases and as exit goes high currCar decreases to show the exit and entrance of cars in this system. When the curCar count becomes three you can see HEX3 change to FULL. You can also see that the HEX's change when incrHour signal goes high 8 times-signaling the end of the work day. That HEX1 shows the hour and HEX0 shows the corresponding total number of cars in that hour. You can also see HEX3 and HEX2 change after the work day ends as they show the rush hour start and end.

2. **counter_testbench**: This testbench simulates 7 different types of line drawings, each of which are described below with figures that go along with the description.




Figure 4: ModelSim waveform of counter

The counter module is used to iterate through the number 0 - 7 and is later used in to iterate through the addresses in the ram(each number 0-7 representing a work hour). You can see that when reset is high the out value is 0 and that after it gets to 7 it counts again from 0.

3. hexDisplay_testbench: This testbench simulates different numbers that can be the address input and then is converted to a 7-seg 6-bit signal used for the HEX displays.




Figure 5: ModelSim waveform of hexDisplay

The hexDisplay talks in a address signal and outputs a corresponding 7-seg value so that the HEX's are able to display this information. You can see that i have simulated numbers 1-10 and their corresponding hex numbers are in the hex signal of this wave form.

4. hourFSM_testbench: This testbench is for the hourFSM and simulates the different states including the hours 0-8 and the display state.




Figure 6: ModelSim waveform of hourFSM

The hourFSM is used to iterate through the work hours. This iteration only happens when the incrHour signal is high (which is KEY[0]). You can see in figure 6 that each time incrHour is high the hour output signal increases by 1. You can also see that when reset is high it stays or goes back to setting hour and done to 0 going back to the idle state. The done signal also goes high at the end of the work day when the display state is ps and if incrHour goes high again it doesn't reset or change the state, it waits for reset in order to start over and go back to the idle state.

5. datapath_testbench:

Figure 7: ModelSim waveform of datapath

The datapath module's testbench in figure 7 shows us what happens when a car enters or exits the parking lot in terms of currCar which is the current amount of cars in the parking lot and totalsCars which is the total amount of cars entering the parking lot during that hour in that time. You can see that when the

entrance_gate signal is high the currCar count increases unless its at capacity (3) and decreases when exit_gate is high but the totalCars count doesnt decrease until reset is high

6. parkingLotControl_testbench




Figure 8.1: ModelSim waveform of parkingLotControl




Figure 8.2: ModelSim waveform of parkingLotControl




Figure 8.3: ModelSim waveform of parkingLotControl

The parkingLotControl testbench instanities the other modules and also controls the datapath and FSM signals to make sure that the rest of the system is working cohesively. This module is connected to the

DE1_SoC module. You can see in figures 8.1-8.3 that the moudle deals with the scenarios where the hour is increasing and the totalCars is also increasing while the currCar count is increasing and decreasing. You can see this in the HEX signals where HEX5 is constantly changing by showing the current work hour and HEX0 shows the number of spaces that are left in the parking lot. This happens until the hour becomes 8 which signals the end of the work day. Here the HEX's change to show HEX1/HEX0 hour and number of cars each and HEX2/3 showing the rush start and end hour.

Section 3: Final Product

The final product for task 2 was to create a system that connected to the labsland 3D parking simulation. This product included getting more complex from our prerviosuly done parking counter. By having a certain work day and only limited parking spots with different data points to juggle the final product was able to create a system that kept track of the number of cars, the cars parked per an hour, the start of a rush hour and the end of it you taught me how to properly keep track of all of my data and further showed me how to use it and connect it to different modules and needs. In order to keep track of each hour's data i also used a 8x16 RAM and used a counter to parse/iterate through that to display it on an HEX display. By combining both ASMD and FSM i was able to visualize my needs which helped me plan out how i needed to implement my code.

Section 4: Appendix TASK 2:

1) DE1 SoC

```
Nithya Subramanian
March 11th 2025
EE 371
  3
  5
           Lab 6A, Task 2 */
  6
7
           /*top level entity of the project */
//DE1_SoC uses a 12 bit V_GPIO as inputs and returns a 7bit HEXO, HEX1, HEX2, HEX3, HEX4
//HEX5 and 10-bit LEDR as outputs. This display is driven as "O" and nothing as the enter
//or exit signal is high it increases or decreases respectivley and displayed on HEXO
//and HEX1. When the capacity of the car park is reached(3) HEXO-HEX3 display
//"FULL". This serves as the top-level module for the car sensor system
//implemented in this lab.
module DE1_SoC (CLOCK_50, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, SW, LEDR, V_GPIO);
14
15
16
                    // define ports
                   // define ports
input logic CLOCK_50;
output logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
input logic [3:0] KEY;
input logic [9:0] SW;
output logic [9:0] LEDR;
inout logic [35:23] V_GPIO;
17
18
19
20
21
22
23
24
                    logic [1:0] currCar;
25
                   logic reset;
logic incrHour;
26
27
                    logic enter, exit;
28
                    //assign clk = CLOCK_50; //for simulation
30
                   assign reset = SW[9];
31
                   logic isFull;
logic [31:0] div_clk;
33
34
                   logic fullLight;
35
36
                  // FPGA output
assign V_GPIO[26] = V_GPIO[28];  // LED parking 1
assign V_GPIO[27] = V_GPIO[29];  // LED parking 2
assign V_GPIO[32] = V_GPIO[30];  // LED parking 3
assign V_GPIO[34] = isFull;  // LED full
assign V_GPIO[31] = V_GPIO[23];  // Open entrance
assign V_GPIO[33] = V_GPIO[24];  // Open exit
37
38
39
40
41
42
43
44
45
                    // FPGA input
                   // FPGA input
assign LEDR[0] = V_GPIO[28]; // Presence parking 1
assign LEDR[1] = V_GPIO[29]; // Presence parking 2
assign LEDR[2] = V_GPIO[30]; // Presence parking 3
assign LEDR[3] = V_GPIO[23]; // Presence entrance
assign LEDR[4] = V_GPIO[24]; // Presence exit
47
52
                   clock_divider clockDiv (.clock(CLOCK_50), .divided_clocks(div_clk));
53
54
                   logic clk1, clk24;
55
                   parameter whichClock = 26;
56
57
                   assign clkSelect = CLOCK_50; //for simulation
58
59
                   //assign clk1 = div_clk[1]; //for exiting
//assign clk24 = div_clk[24]; //for entering
60
61
62
                   always_ff @(posedge CLOCK_50) begin if (V_GPIO[23] && V_GPIO[31]) begin
63
                                 enter <= 1;
64
                          end else
65
66
                                 enter <= 0:
                   always_ff @(posedge CLOCK_50) begin if (V_GPIO[24] | LEDR[4] | V_GPIO[33]) begin
71
                                  exit <= 1;
                          end else
                                  exit <= 0;
```

```
76
             parkingLotControl control (.clk(CLOCK_50), .reset, .entrance_gate(enter), .exit_gate(exit
         ), .incrHour(~KEY[0]),
                                                  .HEXO(HEXO),
 77
                                                                    .HEX1(HEX1), .HEX2(HEX2), .HEX3(HEX3), .HEX4(HEX4), .
         HEX5(HEX5), .currCar(currCar), .isFull(isFull));
 78
79
         endmodule // DE1_SoC
 80
 81
82
          timescale 1ns / 1ps
         //DE1_SoC_testbench tests all expected, unexpected and edgecase behaviors
 83
         module DE1_SoC_testbench();
 84
 85
              logic CLOCK_50;
             logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5; logic [3:0] KEY; logic [9:0] SW; logic [9:0] LEDR; wire [35:23] V_GPIO;
 86
 87
 88
 89
 90
 91
             logic reset;
logic [1:0] currCar;
logic incrHour;
logic isFull;
 92
 93
 94
 95
 96
              logic enter, exit;
 97
 98
             assign KEY[0] = ~incrHour;
assign SW[9] = reset;
assign V_GPIO[23] = enter; // Presence entrance && enter
assign V_GPIO[24] = exit; // Presence exit && exit
 99
100
101
102
103
        DE1_SOC dut (.CLOCK_50(CLOCK_50), .HEX0(HEX0), .HEX1(HEX1), .HEX2(HEX2), .HEX3(HEX3), . HEX4(HEX4), .HEX5(HEX5), .KEY(KEY), .SW(SW), .LEDR(LEDR), .V_GPIO(V_GPIO));
104
105
106
107
108
             parameter CLOCK_PERIOD = 100;
109
             initial begin
  CLOCK_50 <= 0;</pre>
110
111
112
                  forever #(CLOCK_PERIOD / 2) CLOCK_50 <= ~CLOCK_50;</pre>
113
114
             initial begin
115
                  reset <= 1;
                                                                                                          @(posedge CLOCK_50);
116
                                                                                                          @(posedge CLOCK_50);
@(posedge CLOCK_50);
@(posedge CLOCK_50);
117
                  reset <= 0; enter <= 0; exit <= 0;
118
119
120
                  121
122
123
124
                  incrHour <= 1; enter <= 0; exit <= 0; incrHour <= 0; enter <= 0; exit <= 1; incrHour <= 0; enter <= 1; exit <= 0;
                                                                              @(posedge CLOCK_50); // Hour 2 count = 1
@(posedge CLOCK_50); //count = 0
@(posedge CLOCK_50); //count = 1
125
126
127
128
                  incrHour <= 0; enter <= 1; exit <= 0; @(posedge CLOCK_50); //count = 2
129
130
                  incrHour <= 1; enter <= 0; exit <= 0;
                                                                              @(posedge CLOCK_50); // Hour 3 count = 2
                  incrHour <= 0; enter <= 1; exit <= 0; incrHour <= 0; enter <= 1; exit <= 0; incrHour <= 0; enter <= 0; exit <= 1;
                                                                              @(posedge CLOCK_50); //count = 3 //RUSH START
@(posedge CLOCK_50); //count = 3
@(posedge CLOCK_50); //count = 2
131
132
133
134
                  incrHour <= 1; enter <= 0; exit <= 0; incrHour <= 0; enter <= 0; exit <= 1; incrHour <= 0; enter <= 1; exit <= 0;
135
                                                                              @(posedge CLOCK_50); // Hour 4 count = 2
                                                                              @(posedge CLOCK_50); //count = 1
@(posedge CLOCK_50); //count = 2
136
137
138
                  incrHour \leftarrow 1; enter \leftarrow 0; exit \leftarrow 0; @(posedge CLOCK_50); // Hour 5 count = 2 incrHour \leftarrow 0; enter \leftarrow 1; exit \leftarrow 0; @(posedge CLOCK_50); //count = 3 incrHour \leftarrow 0; enter \leftarrow 0; exit \leftarrow 1; @(posedge CLOCK_50); //count = 2
139
140
141
142
143
                  incrHour <= 1; enter <= 0; exit <= 0; @(posedge CLOCK_50); // Hour 6 count = 2
```

```
144
145
146
147
148
                  149
150
151
152
153
                  incrHour <= 1; enter <= 0; exit <= 0; incrHour <= 0; enter <= 0; exit <= 1; incrHour <= 0; enter <= 1; exit <= 0; incrHour <= 0; enter <= 0; exit <= 0; incrHour <= 0; enter <= 0; exit <= 0; incrHour <= 0; enter <= 0; exit <= 0;
                                                                                @(posedge CLOCK_50); // Hour 8 count = 2
@(posedge CLOCK_50); //count = 1
@(posedge CLOCK_50); //count = 2
@(posedge CLOCK_50);
@(posedge CLOCK_50);
154
155
156
157
158
159
                                                                                     @(posedge CLOCK_50);
@(posedge CLOCK_50);
@(posedge CLOCK_50);
                  reset <= 1;
160
                  reset <= 0;
161
162
                  $stop();
              end
163
        endmodule
164
```

2) Counter

```
Nithya Subramanian
March 11th 2025
 3
 4
5
        EE 371
        Lab 6A, Task 2 */
 6
        //Counter takes in two 1-bit inputs called clk and reset and returns a 2-bit value called
//out. It cycles through the "hours" 0 - 7 and resets to 0 a either after the 7th hour
//or when reset signal is high
module counter (clk, reset, out);
 9
10
11
12
13
14
             input logic clk, reset;
output logic [2:0] out;
15
16
             always_ff @(posedge clk) begin
                  if(reset) begin
  out <= 0;</pre>
17
18
                  end else begin

if(out < 7) begin

out <= out + 1;

end else begin
19
20
21
22
23
24
25
26
27
                           out <= 0;
                       end
            end
        endmodule
28
29
        //testbench for counter tests all expected, unexpected and edgecase behaviors
module counter_testbench ();
  logic clk, reset;
  logic [2:0] out;
30
31
32
33
34
             counter dut (.clk(clk), .reset(reset), .out(out));
35
36
             parameter CLOCK_PERIOD = 100;
37
             initial begin
                  clk <= 0;
forever #(CLOCK_PERIOD / 2) clk <= ~clk;</pre>
39
40
41
42
43
             initial begin
44
45
                                                          @(posedge clk);
@(posedge clk);
                  reset <= 1;
46
                  reset <= 0;
                                                          @(posedge clk);
47
                                                          @(posedge clk);
48
49
50
                                                          @(posedge clk);
@(posedge clk);
                                                                                                                                    @(posedge clk);
                                                          @(posedge clk);
51
52
53
54
55
56
57
58
60
61
                                                          @(posedge clk);
                                                          @(posedge clk);
@(posedge clk);
                                                          @(posedge clk);
                                                          @(posedge clk);
                                                         @(posedge clk);
@(posedge clk);
@(posedge clk);
@(posedge clk);
                  reset <= 1;
                                                          @(posedge clk);
@(posedge clk);
                  reset <= 0
62
                                                          @(posedge clk);
63
                  $stop();
64
65
             end
        endmodule
```

3) hourFSM

```
23
         Nithya Subramanian
March 11th 2025
         EE 371
 4
5
6
7
         Lab 6A, Task 2 */
         // a state machine that increases the 3-bit hour signal when the input signal of //incrHour is high and goes into the display state when we have completed
 8
         //mcrhour is ingliain goes into the display state when he have completed
//a full day. It also outputs a one-bit signal that tells us when the day
//is complete and takes in 1-bit clk, reset, incrHour and.
module hourFSM (clk, reset, entrance_gate, exit_gate, incrHour, hour, done);
input logic clk, reset, incrHour;
input logic entrance_gate, exit_gate;
10
11
12
13
14
15
              output logic [2:0] hour;
output logic done;
16
17
              enum {idle, hour1, hour2, hour3, hour4, hour5, hour6, hour7, hour8, endStats} ps, ns;
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
              //the state logic for moving through each work hour
              //if incrHour is high it moves to next state else it stays in same state
//the done signal is only high in the endStats state and hour increases
              always_comb begin
                   case(ps)
idle: begin
                             hour = 0;
done = 0;
                              ns = hour1;
                         end
                        hour1: begin
                             hour = 0;
done = 0;
33
if(incrHour)
                                   ns = hour2;
                              else
                                   ns = hour1;
                         end
                        hour2: begin
                              hour = 1;
done = 0;
                              if(incrHour)
                                   ns = hour3;
                              else
                                   ns = hour2;
                        hour3: begin
                              hour = 2;
done = 0;
                              if(incrHour)
                                   ns = hour4;
                                   ns = hour3;
                         hour4: begin
                              hour = 3;
done = 0;
                              if(incrHour)
                                   ns = hour5;
                              else
                                   ns = hour4;
                         hour5: begin
                              hour = 4;
done = 0;
```

Page 1 of 3 Revision: DE1 SoC

```
75
                          if(incrHour)
 76
77
                              ns = hour6;
                          else
 78
79
                              ns = hour5;
 80
 81
                      hour6: begin
                          hour = 5;
done = 0;
 82
 83
 84
85
                          if(incrHour)
 86
                              ns = hour7;
                          else
 87
 88
                              ns = hour6;
                      end
 89
 90
                      hour7: begin
hour = 6;
done = 0;
 91
92
 93
94
95
                          if(incrHour)
 96
                              ns = hour8;
                          else
ns = hour7;
 97
98
 99
                      end
100
                      hour8: begin
hour = 7;
done = 0;
101
102
103
104
105
                          if(incrHour)
106
                              ns = endStats;
107
                          else
108
                              ns = hour8;
109
                      end
110
111
                      endStats: begin
                          hour = 7;
done = 1;
112
113
114
115
                          if(incrHour) begin
116
117
                              hour = 0;
ns = hour1;
118
                          end
119
                          else
120
                              ns = endStats;
121
                      end
122
                 endcase
123
124
125
126
127
             end
             //if reset ps goes to idle state else it goes to ns
always_ff @(posedge clk) begin
   if(reset) begin
     ps <= idle;
end else begin
     ps <= ns;
end</pre>
128
129
130
131
             end
132
133
         endmodule
134
        //testbench for hourFSM tests all expected, unexpected and edgecase behaviors
module hourFSM_testbench();
  logic clk, reset, incrHour;
135
136
137
             logic entrance_gate, exit_gate;
logic [2:0] hour;
logic done;
138
139
140
141
142
143
             hourFSM dut (.*);
144
             parameter CLOCK_PERIOD = 100;
145
146
             initial begin
```

```
clk <= 0;
148
149
                        forever #(CLOCK_PERIOD / 2) clk <= ~clk;
150
151
                  initial begin
153
154
                                                                                                                                                           @(posedge clk);
                        reset <= 0; entrance_gate <= 0; exit_gate <= 0; hour <= 0;
                                                                                                                                                           @(posedge clk);
                        incrHour <= 1; entrance_gate <= 1; exit_gate <= 0; @(posedge clk); // Hour 1, count
156
                        incrHour <= 0; entrance_gate <= 1; exit_gate <= 0; @(posedge clk); //count = 2
incrHour <= 0; entrance_gate <= 0; exit_gate <= 1; @(posedge clk); //count = 1</pre>
157
158
159
                        incrHour <= 1; entrance_gate <= 0; exit_gate <= 0;
incrHour <= 0; entrance_gate <= 0; exit_gate <= 1;
incrHour <= 0; entrance_gate <= 1; exit_gate <= 0;
incrHour <= 0; entrance_gate <= 1; exit_gate <= 0;</pre>
                                                                                                                               @(posedge clk); // Hour 2 count = 1
@(posedge clk); //count = 0
@(posedge clk); //count = 1
@(posedge clk); //count = 2
160
161
162
163
164
                       incrHour <= 1; entrance_gate <= 0; exit_gate <= 0;
incrHour <= 0; entrance_gate <= 1; exit_gate <= 0;</pre>
                                                                                                                               @(posedge clk); // Hour 3 count = 2
@(posedge clk); //count = 3
165
166
            //RUSH START
                                                                                                                               @(posedge clk); //count = 3
@(posedge clk); //count = 2
167
                        incrHour <= 0; entrance_gate <= 1; exit_gate <= 0;
                        incrHour <= 0; entrance_gate <= 0; exit_gate <= 1;
168
169
                        incrHour <= 1; entrance_gate <= 0; exit_gate <= 0; @(posedge clk); // Hour 4 count =
170
            2
171
                        incrHour <= 0; entrance_gate <= 0; exit_gate <= 1;
incrHour <= 0; entrance_gate <= 1; exit_gate <= 0;</pre>
                                                                                                                               @(posedge clk); //count = 1
@(posedge clk); //count = 2
172
173
174
                                                                                                                               @(posedge clk); // Hour 5 count = 2
@(posedge clk); //count = 3
@(posedge clk); //count = 2
                        incrHour <= 1; entrance_gate <= 0; exit_gate <= 0;
incrHour <= 0; entrance_gate <= 1; exit_gate <= 0;
incrHour <= 0; entrance_gate <= 0; exit_gate <= 1;</pre>
175
176
177
                        incrHour <= 1; entrance_gate <= 0; exit_gate <= 0;
incrHour <= 0; entrance_gate <= 0; exit_gate <= 1;
incrHour <= 0; entrance_gate <= 0; exit_gate <= 1;</pre>
                                                                                                                               @(posedge clk); // Hour 6 count = 2
@(posedge clk); //count = 1
@(posedge clk); //count = 0
178
179
180
            //RUSH_ENDS
181
                        incrHour <= 0; entrance_gate <= 0; exit_gate <= 0; @(posedge clk); //count = 0
182
                       incrHour <= 1; entrance_gate <= 0; exit_gate <= 0;
incrHour <= 0; entrance_gate <= 0; exit_gate <= 1;
incrHour <= 0; entrance_gate <= 1; exit_gate <= 0;
incrHour <= 0; entrance_gate <= 1; exit_gate <= 0;</pre>
                                                                                                                               @(posedge clk); // Hour 7 count = 0
@(posedge clk); //count = 0
@(posedge clk); //count = 1
@(posedge clk); //count = 2
183
184
185
186
187
                       incrHour <= 1; entrance_gate <= 0; exit_gate <= 0; @(posedge clk);
incrHour <= 0; entrance_gate <= 0; exit_gate <= 1; @(posedge clk);
incrHour <= 0; entrance_gate <= 1; exit_gate <= 0; @(posedge clk);
incrHour <= 0; entrance_gate <= 0; exit_gate <= 0; @(posedge clk);
incrHour <= 0; entrance_gate <= 0; exit_gate <= 0; @(posedge clk);</pre>
                                                                                                                               @(posedge clk); // Hour 8 count = 2
@(posedge clk); //count = 1
@(posedge clk); //count = 2
188
189
190
191
192
193
194
                       reset <= 1:
                                                                                                            @(posedge clk):
                                                                                                            @(posedge clk);
@(posedge clk);
                       reset <= 0;
195
196
197
                    $stop:
198
                  end
            endmodule
199
200
```

4) hexDisplay

```
Nithya Subramanian
March 11th 2025
   234567
                 EE 371
                Lab 6A, Task 2 */
                //Takes in the address with a 4-bit input signal and outputs a converted
//7-seg 7-bit signal for the number that is inputed.
module hexDisplay (address, hex);
  input logic [3:0] address;
  output logic [6:0] hex;
   8
10
11
12
13
                           always_comb begin
14
15
                                      case (address)
                                             0: hex = 7'b1000000; //0
1: hex = 7'b1111001; //1
2: hex = 7'b0100100; //2
3: hex = 7'b0110000; //3
4: hex = 7'b0011001; //4
5: hex = 7'b0010010; //5
6: hex = 7'b0000010; //6
7: hex = 7'b1111000; //7
8: hex = 7'b1111000; //7
8: hex = 7'b0000000; //8
9: hex = 7'b0000000; //8
10: hex = 7'b0001000; //8
11: hex = 7'b000011; //b
12: hex = 7'b1100011; //c
13: hex = 7'b0100011; //c
14: hex = 7'b0000110; //F
15: hex = 7'b0000110; //F
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
                                      endcase
33
                           end
34
                  endmodule
35
                  // hexDisplay_testbench simulates all scenarios
36
37
38
39
40
                module hexpisplay_testbench();
  logic [3:0] address;
  logic [6:0] hex;
41
42
                           hexDisplay dut(.address, .hex);
43
44
45
46
47
48
49
50
51
52
53
54
55
57
58
                          initial begin

address = 4'b0001;

address = 4'b0010;

address = 4'b0011;

address = 4'b0100;

address = 4'b0101;

address = 4'b0111;

address = 4'b1001;

address = 4'b1001;

address = 4'b1001;

sddress = 4'b1001;
                                                                                                             #10; //1
#10; //2
#10; //3
#10; //4
#10; //5
#10; //6
#10; //7
#10; //8
#10; //9
#10; //10
                                      $stop();
                           end
                 endmodule
```

5) Datapath

```
1
 2
         Nithya Subramanian
  3
         March 11th 2025
  4
         EE 371
  5
         Lab 6A, Task 2 */
         // This module handles the flow of car data within the system. It
// includes the logic for updating and maintaining the parking
// lot count, managing signals related to entry and exit,
  8
         // and interacting with other components of the system. This module 
//also outputs the rushHourStart and end hours 
module datapath (clk, reset, entrance_gate, exit_gate, hour, currCar, noRush,
10
11
12
13
                                          noEnd, totalCars, rushHourStart, rushHourEnd);
14
              input logic clk, reset, entrance_gate, exit_gate;
input logic [2:0] hour;
15
16
17
              output logic [1:0] currCar;
output logic [3:0] totalCars;
output logic [2:0] rushHourStart, rushHourEnd;
18
19
20
21
              output logic noRush, noEnd;
23
              logic rush;
24
25
              assign noRush = ~rush;
26
27
              //adds one to the currCar count if there is a car at the enterance and there
//is a spot open and it decreases the currCar count if there is a car at exit
//and their was atleast one car already parked
always_ff@(posedge clk) begin
if(reset) begin
28
29
30
                    if(reset) begin
  currCar <= 0;
  totalCars <= 0;</pre>
31
32
33
34
                    end else begin
35
                          if(entrance_gate & (currCar < 3)) begin
                               currCar <= currCar + 1;
totalCars <= totalCars + 1;
36
37
38
39
40
41
                          if(exit_gate & (currCar > 0)) begin
42
                               currCar <= currCar - 1;
43
                         end
44
                    end
45
46
              //Controls the rush hour data by reseting values to 0 except for noEnd = 1
//is high and when there is no previous rush and the total number of cars
//is 3 then rush hour has started and if the total count of cars is 0 but
//previously the rush hasn't ended you can say it ended now and that hour
//is the end hour of rush.
always_ff@(posedge clk) begin
if(reset) begin
47
48
49
50
51
52
53
54
55
                         rushHourStart <= 0;
                          rushHourEnd <= 0;
56
                         rush <= 0;
                         noEnd <= 1;
57
58
                    end
59
60
                    else begin
61
                          if((rush == 0) && (currCar == 3)) begin
62
                               rush <= 1;
63
                               rushHourStart <= hour;
64
65
                         if((rush == 1) && (noEnd == 1) && (currCar == 0)) begin
noEnd <= 0;</pre>
66
67
68
                               rushHourEnd <= hour;
69
                         end
                    end
70
71
72
               end
         endmodule //datapath
```

```
//testbench for datapath tests all expected, unexpected and edgecase behaviors
             module datapath_testbench():
  75
                   logic clk, reset, entrance_gate, exit_gate;
logic [2:0] hour;
  76
  77
  78
79
                   logic [1:0] currCar;
logic [3:0] totalCars;
logic [2:0] rushHourStart, rushHourEnd;
  80
  81
                   logic noRush, noEnd;
  82
  83
84
                   logic rush:
  85
  86
                  datapath dut (.*);
  87
                  parameter CLOCK_PERIOD = 100;
  88
  89
  90
                   initial begin
  91
                        clk <= 0;
  92
  93
                         forever #(CLOCK_PERIOD / 2) clk <= ~clk;
  94
95
  96
                  initial begin
  97
                         reset <= 1;
                                                                                                                                                                       @(posedge clk);
  98
                          reset <= 0; entrance_gate <= 0; exit_gate <= 0; hour <= 0;
                                                                                                                                                                       @(posedge clk);
                         hour <= 0; entrance_gate <= 1; exit_gate <= 0; @(posedge clk); // Hour 1, count = 1 hour <= 0; entrance_gate <= 1; exit_gate <= 0; @(posedge clk); //count = 2 hour <= 0; entrance_gate <= 0; exit_gate <= 1; @(posedge clk); //count = 1
  99
100
101
102
                         hour <= 1; entrance_gate <= 0; exit_gate <= 0;
hour <= 1; entrance_gate <= 0; exit_gate <= 1;
hour <= 1; entrance_gate <= 1; exit_gate <= 0;
hour <= 1; entrance_gate <= 1; exit_gate <= 0;</pre>
                                                                                                                               @(posedge clk); // Hour 2 count = 1
@(posedge clk); //count = 0
@(posedge clk); //count = 1
@(posedge clk); //count = 2
103
104
105
106
107
                         hour <= 2; entrance_gate <= 0; exit_gate <= 0;
hour <= 2; entrance_gate <= 1; exit_gate <= 0;</pre>
                                                                                                                               @(posedge clk); // Hour 3 count = 2
@(posedge clk); //count = 3 //RUSH
108
109
            START
                         hour <= 2; entrance_gate <= 1; exit_gate <= 0;
hour <= 2; entrance_gate <= 0; exit_gate <= 1;</pre>
                                                                                                                               @(posedge clk); //count = 3
@(posedge clk); //count = 2
110
111
112
113
                         hour <= 3; entrance_gate <= 0; exit_gate <= 0;
hour <= 3; entrance_gate <= 0; exit_gate <= 1;</pre>
                                                                                                                               @(posedge clk); // Hour 4 count = 2
@(posedge clk); //count = 1
@(posedge clk); //count = 2
114
                         hour <= 3; entrance_gate <= 1; exit_gate <= 0;
115
116
                         hour <= 4; entrance_gate <= 0; exit_gate <= 0;
hour <= 4; entrance_gate <= 1; exit_gate <= 0;
hour <= 4; entrance_gate <= 0; exit_gate <= 1;</pre>
                                                                                                                               @(posedge clk); // Hour 5 count = 2
@(posedge clk); //count = 3
@(posedge clk); //count = 2
117
118
119
120
                         hour <= 5; entrance_gate <= 0; exit_gate <= 0;
hour <= 5; entrance_gate <= 0; exit_gate <= 1;
hour <= 5; entrance_gate <= 0; exit_gate <= 1;
hour <= 5; entrance_gate <= 0; exit_gate <= 0;</pre>
                                                                                                                               @(posedge clk); // Hour 6 count = 2
@(posedge clk); //count = 1
@(posedge clk); //count = 0 //RUSH ENDS
@(posedge clk); //count = 0
121
122
123
124
125
                         hour <= 6; entrance_gate <= 0; exit_gate <= 0;
hour <= 6; entrance_gate <= 0; exit_gate <= 1;
hour <= 6; entrance_gate <= 1; exit_gate <= 0;
hour <= 6; entrance_gate <= 1; exit_gate <= 0;</pre>
                                                                                                                               @(posedge clk); // Hour 7 count = 0
@(posedge clk); //count = 0
@(posedge clk); //count = 1
@(posedge clk); //count = 2
126
127
128
129
130
                         hour <= 7; entrance_gate <= 0; exit_gate <= 0; @(posedge clk);
hour <= 7; entrance_gate <= 0; exit_gate <= 1; @(posedge clk);
hour <= 7; entrance_gate <= 1; exit_gate <= 0; @(posedge clk);
hour <= 7; entrance_gate <= 0; exit_gate <= 0; @(posedge clk);
hour <= 7; entrance_gate <= 0; exit_gate <= 0; @(posedge clk);</pre>
                                                                                                                               @(posedge clk); // Hour 8 count = 2
@(posedge clk); //count = 1
@(posedge clk); //count = 2
131
132
133
134
135
136
                         reset <= 1; hour <= 0; reset <= 0;
137
138
                                                                                                                   @(posedge c]k)
                                                                                                                   @(posedge clk);
@(posedge clk);
139
140
141
                         $stop:
                  end
142
143
            endmodule
144
145
```

6) parkingLotControl

```
2
      Nithya Subramanian
      March 11th 2025
 4
      EE 371
 5
      Lab 6A, Task 2 */
      // This module manages vehicle entry and exit using sensors. It
// keeps track of the number of cars in the lot, ensures the count
// does not exceed capacity, and controls entry/exit signals.
// The counter increments when a car enters and decrements when a
// car exits, ensuring real-time monitoring of availability.
 6
7
 8
10
11
12
      `timescale 1ns / 1ps
13
14
      module parkingLotControl (clk, reset, entrance_gate, exit_gate, incrHour,
15
16
17
                                        HEXO, HEX1, HEX2, HEX3, HEX4, HEX5, currCar, isFull);
          input logic clk, reset, entrance_gate, exit_gate, incrHour;
18
          output logic [1:0] currCar;
output logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
output logic isFull;
19
20
21
22
          logic [2:0] hour;
logic [3:0] totalCars;
logic [2:0] rushHourStart, rushHourEnd;
logic noRush, noEnd;
23
24
25
26
27
28
          logic done;
          logic [6:0] displayCars, displayTime, displayCurr, displayAddr, disRushStart, disRushEnd;
logic [3:0] storedCarValue;
logic [2:0] out;
30
31
32
33
          logic [31:0] div_clk;
35
          clock_divider divclk (.clock(clk), .divided_clocks(div_clk));
36
37
          logic clkSelect;
38
          parameter whichClock = 25;
39
40
          assign clkSelect = clk;
          //assign clkSelect = div_clk[whichClock];
41
42
43
          assign isFull = (currCar == 3);
44
45
          hourFSM fsm(.clk(clkSelect), .reset, .entrance_gate, .exit_gate, .incrHour, .hour, .done);
46
          47
48
49
50
          counter count(.clk(clkSelect), .reset, .out);
51
          ram8x16 ram(.clock(clkSelect), .data(totalCars), .rdaddress(out), .wraddress(hour), .wren
52
      (1'b1), .q(storedCarValue));
53
          //Display assignements for different types of data hexDisplay dispTime (.address({1'b0, hour}), .hex(displayTime)); //shows current hour hexDisplay dispCars (.address({2'b0, currCar}), .hex(displayCurr)); //shows current car
54
55
56
57
          hexDisplay dispRushStart (.address({1'b0, rushHourStart}), .hex(disRushStart)); //shows
      rush's start hour
          hexDisplay dispRushEnd (.address({1'b0, rushHourEnd}), .hex(disRushEnd)); //shows rush's
58
      end hour
59
          hexDisplay dispOut (.address({1'b0, out}), .hex(displayAddr)); //shows address when
      looping through
60
          hexDisplay dispStoredCars (.address(storedCarValue), .hex(displayCars)); //shows # of
      cars in RAM
61
           //combinatinoal logic that helps decide what should be displayed on each HEX
62
63
64
65
          always_comb begin
if(!done) begin
                  if(currCar == 3) begin
HEX5 = displayTime;
HEX4 = 7'bl111111;
66
```

```
HEX3 = 7'b0001110; //F

HEX2 = 7'b1000001; //U

HEX1 = 7'b1000111; //L

HEX0 = 7'b1000111; //L
 68
 69
70
71
72
73
74
75
76
77
78
80
                       end
                       else begin
                            HEX5 = displayTime;
                           HEX4 = 7'b1111111;

HEX3 = 7'b1111111;

HEX2 = 7'b1111111;

HEX1 = 7'b1111111;
                            HEXO = displayCurr;
 81
                       end
 82
                  end
 83
                  else begin

HEX5 = 7'b1111111;

HEX4 = (noRush) ? 7'b0111111 : disRushStart;

HEX3 = (noEnd) ? 7'b0111111 : disRushEnd;

HEX2 = displayAddr;

HEX1 = displayCars;

HEX0 = 7'b1111111;
 84
 85
 86
 87
 88
 89
 90
 91
                  end
 92
              end
 93
         endmodule
 94
 95
 96
         //parkingLotControl testbench that simulates all scenarios.
         module parkingLotControl_testbench();
 97
 98
              logic clk, reset, entrance_gate, exit_gate, incrHour;
 99
              logic [1:0] currCar;
logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
logic isFull;
100
101
102
103
              logic [2:0] hour;
logic [3:0] totalCars;
logic [2:0] rushHourStart, rushHourEnd;
104
105
106
              logic noRush, noEnd;
107
108
              logic done;
109
110
              logic rush;
111
112
              logic [6:0] displayCars, displayTime, displayCurr, displayAddr, disRushStart, disRushEnd;
113
              logic [3:0] storedCarValue;
logic [2:0] out;
114
115
116
              parkingLotControl dut (.*);
117
118
              parameter CLOCK_PERIOD = 100;
119
120
              initial begin
121
122
                   forever #(CLOCK_PERIOD / 2) clk <= ~clk;
123
124
125
              initial begin
                                                                                @(posedge clk);
@(posedge clk);
126
127
                  reset <= 0; entrance_gate <= 0; exit_gate <= 0; @(posedge clk); @(posedge clk);
128
129
130
131
                  incrHour <= 1; entrance_gate <= 1; exit_gate <= 0; @(posedge clk); // Hour 1, count
         = 1
                                                                                                    @(posedge clk); //count = 2
@(posedge clk); //count = 1
132
                   incrHour <= 0; entrance_gate <= 1; exit_gate <= 0;
                  incrHour <= 0; entrance_gate <= 0; exit_gate <= 1;
133
134
                                                                                                    @(posedge clk); // Hour 2 count = 1
@(posedge clk); //count = 0
@(posedge clk); //count = 1
@(posedge clk); //count = 2
                  incrHour <= 1; entrance_gate <= 0; exit_gate <= 0;
incrHour <= 0; entrance_gate <= 0; exit_gate <= 1;
incrHour <= 0; entrance_gate <= 1; exit_gate <= 0;
incrHour <= 0; entrance_gate <= 1; exit_gate <= 0;</pre>
135
136
137
138
139
```

```
incrHour <= 1; entrance_gate <= 0; exit_gate <= 0; @(posedge clk); // Hour 3 count = 2
incrHour <= 0; entrance_gate <= 1; exit_gate <= 0; @(posedge clk); //count = 3</pre>
140
141
            //RUSH START
                        incrHour <= 0; entrance_gate <= 1; exit_gate <= 0; @(posedge clk); //count = 3
incrHour <= 0; entrance_gate <= 0; exit_gate <= 1; @(posedge clk); //count = 2</pre>
142
143
144
145
                        incrHour <= 1; entrance_gate <= 0; exit_gate <= 0; @(posedge clk); // Hour 4 count =
            2
                        incrHour <= 0; entrance_gate <= 0; exit_gate <= 1;
incrHour <= 0; entrance_gate <= 1; exit_gate <= 0;</pre>
                                                                                                                               @(posedge clk); //count = 1
@(posedge clk); //count = 2
146
147
148
149
                        incrHour <= 1; entrance_gate <= 0; exit_gate <= 0;
incrHour <= 0; entrance_gate <= 1; exit_gate <= 0;
incrHour <= 0; entrance_gate <= 0; exit_gate <= 1;</pre>
                                                                                                                               @(posedge clk); // Hour 5 count = 2
@(posedge clk); //count = 3
@(posedge clk); //count = 2
150
151
152
                                                                                                                               @(posedge clk); // Hour 6 count = 2
153
                        incrHour <= 1; entrance_gate <= 0; exit_gate <= 0;
                        incrHour <= 0; entrance_gate <= 0; exit_gate <= 1; incrHour <= 0; entrance_gate <= 0; exit_gate <= 1;
                                                                                                                               @(posedge clk); //count = 1
@(posedge clk); //count = 0
154
155
            //RUSH ENDS
                        incrHour <= 0; entrance_gate <= 0; exit_gate <= 0; @(posedge clk); //count = 0
157
                                                                                                                               @(posedge clk); // Hour 7 count = 0
@(posedge clk); //count = 0
@(posedge clk); //count = 1
@(posedge clk); //count = 2
                        incrHour <= 1; entrance_gate <= 0; exit_gate <= 0;
incrHour <= 0; entrance_gate <= 0; exit_gate <= 1;
incrHour <= 0; entrance_gate <= 1; exit_gate <= 0;
incrHour <= 0; entrance_gate <= 1; exit_gate <= 0;</pre>
158
159
160
161
162
                        incrHour <= 1; entrance_gate <= 0; exit_gate <= 0;
incrHour <= 0; entrance_gate <= 0; exit_gate <= 1;
incrHour <= 0; entrance_gate <= 1; exit_gate <= 0;
incrHour <= 0; entrance_gate <= 0; exit_gate <= 0;
incrHour <= 0; entrance_gate <= 0; exit_gate <= 0;</pre>
                                                                                                                               @(posedge clk); // Hour 8 count = 2
@(posedge clk); //count = 1
@(posedge clk); //count = 2
@(posedge clk);
@(posedge clk);
163
164
165
166
167
168
                       reset <= 1;
reset <= 0;
                                                                                                            @(posedge clk);
169
                                                                                                            @(posedge clk);
170
                                                                                                            @(posedge clk);
171
172
173
                       $stop;
                  end
174
175
            endmodule
```

7) clock_divider

8) 8x16ram

```
Nithya Subramanian
March 11th 2025
EE 371
    3
4
5
                     Lab 6A, Task 2 */
                   // This module represents an 8x16-bit RAM (Random Access Memory)
// with 8 memory locations, each capable of storing 4-bit data.
// It supports both read and write operations based on the provided
// control signals. The RAM is clocked on the rising edge of the clock signal.
// - clock: The clock signal that triggers the read and write operations.
// - data: A 4-bit input data to be written into the memory.
// rdaddress: A 3-bit address input for selecting the memory location
// to be read from.
// - wraddress: A 3-bit address input for selecting the memory location
// to be written to.
// - wren: A write enable signal that controls whether data should
// be written to the memory.
//
// Outputs:
// - q: A 4-bit output representing the data read from the memory
// at the specified read address.
    8
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
33
33
33
34
35
36
37
                     module ram8x16 (
                                     input logic clock,
input logic [3:0] data,
input logic [2:0] rdaddress,
input logic [2:0] wraddress,
input logic wren,
output logic [3:0] q
                     );
                                       logic [3:0] mem [0:7];
                                      always_ff @(posedge clock) begin
    if (wren)
                                                                       mem[wraddress] <= data;</pre>
                                      assign q = mem[rdaddress];
41
                     endmodule
```