64 register -> Top 64-7 6 bit for reg 16 bit instruction R-type instruction T type instruction

[op wocle | Ry | [immiediaty]

God y

unused 

unused [Opwol Ry1 Reg2] mar opcodes = 24 = 16

used


unused

unused

2 16-2 (16-n) ex22 = 8 (16 - n) x 4=8 16-N= 32 142 n Au \* How instructions are generated Lecture? o Compliler generates instructions based it will generate, what are are supported by (PU.

	Date: Page No.:
	gate question (2006-07)
	In a simplified computer the instructions are:
	OP Rj, Ri -> Perform Rj OP Ri and stores the result in register Ri.
	OP m, Ri -> Perform val OP Ri and stores the result in Ri. Val denotes the content of memory location m.
	MOV m, Ri -> Moves the Content of memory location m to register Ri.
	MOV Ri, m -> Moves the Content of register Ri, to memory location m.
	in a branch specification
	The Computer has only two registers, and OP
	is either ADD or SUB. Consider the
	The computer has only two registers, and OP is either ADD or SUB. Consider the following basic block:
	t, 2 a+b 8
	$t_2 = C + d$
	t3=e-t2
	ty = t,-t3
	in the generated God
	Nin No. of Mov instruction in the generated God Note: All operands are in memory initially
1	Note: All operands are in memory initially

HA CHOICE



## Instruction cycle

Date: \_\_\_\_\_\_Page No.:

1) Instruction fetch 4) operand fetch
2) Instruction decode 5) Execution
3) Effective Add Calculation 6) write back result

\* Fetch and execution cycle

L> Fetch cycle

• Instruction tetch

Rest are execution cycle

Note: every type of instruction will not reg. all the 6 phases but, instruction fetch, Instruction decide and execution mandatory.

√The Good Paper