



MCIMX8QM-CPU MEK Platform

Information in this schematic is provided as a courtesy to customers and is provided on an "as is" basis. NXP's warranty on products sold will not be expanded, and no obligation or liability will arise, due to technical advice, data, or other information provided herein or that NXP may otherwise provide in connection with this schematic.

NXP		
ICAP Classification:	CP:	IUO:
Drawing Title:		
I.MX 8QM CPU CARD		
Page Title:	FRONT PAGE	
Size A2	Document Number	SOURCE: SCH-29420, PDF: SPF-29420
Date: Friday, January 24, 2020	Sheet 1	of 32

Content	
Page No	Sheet Name
01	FRONT PAGE
02	TITLE PAGE
03	BLOCK DIAGRAM
04	BLOCK DIAGRAM-POWER
05	BLOCK DIAGRAM-RESET
06	I2C TABLE
07	POWER SUPPLY
08	PMIC 1
09	PMIC 2
10	MX8QM POWER
11	MX8QM GND
12	MX8QM SECTIONS_1
13	MX8QM SECTIONS_2
14	LPDDR4_DRAM_1
15	LPDDR4_DRAM_2
16	eMMC & SD CARD
17	BOOT CONFIGURATIONS & SPI FLASH
18	RESET & LEDs & JTAG
19	DEBUG UART TO USB
20	USB3.x TYPE C
21	PCIe & SATA
22	HDMI TX & RX
23	ETHERNET PHY
24	AUDIO CODEC WM8960
25	WIFI & BLUETOOTH
26	SENSORS
27	LVDS CONNECTORS
28	MIPI CSI CONNECTORS
29	MIPI DSI CONNECTORS
30	BOARD TO BOARD CONNECTORS
31	LEVEL TRANSLATORS & DRIVERS
32	MISCELLANEOUS

i.MX 8QM CPU Card


Part Number: MCIMX8QM-CPU

This board was designed for maximum flexibility in software development and demonstrates multiple functions possible with i.MX processors. Although best design practices have been applied, some areas may not be suitable for a mass production design. For an added resource, refer to [Hardware Development Guide document](#).

Consumer devices were utilized in this design when lead time for equivalent automotive-grade devices conflicted with production schedules. NXP suggests consulting component suppliers for equivalent automotive-grade device information.

DNP appearing near a component signifies "do not populate." These parts are not installed


REV	Revision Notes	Date
C1	1. Sheet No. 8 : Pull-Up Resistors removed from PMIC pin 1. Pin 44 tied to Pin 41, to minimize quiescent current 2. Sheet No. 22 : SATA Boot Option removed from the boot mode list 3. Sheet No. 22 : 1uF Capacitor is added in series with HDMI_RX0_ARC_P (For fixing HDMI RX side issues) 4. Sheet Nos. 9 & 16: Changed R383 from 1K to 100E, SD Card Power Changed from VCC_PER_3V3 to VCC_EXT_3V3 and Discharge Circuit for EXT_I_VS Added (For fixing power discharge issues while Processor reset) 5. Sheet No. 24 : Changed Headphone Jack Pinout to AHJ (Pins 1 & 4 Swapped) and added AHJ Graphic (Headphone Jack reconfiguration) 6. Sheet No. 19 : FTDI Chip updated to FT4232H 7. Sheet No. 30 : Connector J20 symbol updated 8. Sheet Nos.12 & 19 : Option provided for connecting SCU UART signals to FTDI Chip for debug 9. Sheet No . 21 : PCIe clock selection (internal / external) option provided 10. Sheet No 9 : PMIC2 WDI disconnected as per PMIC errata ER023 (R113 Unmounted) 11. Sheet Nos 14 & 15 : DDR_CH0_RST_B & DDR_CH1_RST_B Pulldown to Ground with 10K (Added R1481 & R1482) 12. Sheet Nos 12: Added R1483 & R1484 for ANA_TEST_OUT 0 and 1	08-08-2018
C2	1. Processor part number updated to "PIMX8QM6AVUFFAB"	17-09-2018
C3	C3 is internal release, not used for layout update. 1. PMIC_1 (U10) P/N updated to MC33PF8100EPES PMIC_2 (U23) P/N updated to MC33PF8100EQES 2. Following obsolete P/N updated: DAI_DA2 - BAV99LT1G (ON SEMICONDUCTOR) J1,J6 - 47659-1100 (MOLEX) U17,U18 - MT53E768M32D4DT-053 AIT:E (MICRON)	22-Nov-2019
C4	No electrical changes. 1. Classification changed to Public Information. 2. Note updates. 3. U15 Processor and U10/U23 PMICs updated to production part numbers. 4. Following P/N updated back to: DAI_DA2 - BAV99 (FAIRCHILD) J1,J6 - 47659-1000 (MOLEX)	24-Jan-2020



Additional information on compatible daughter cards, cameras, etc. is provided on the [nxp.com](#) website.

NXP		
ICAP Classification:	CP:	IUO:
Drawing Title: I.MX 8QM CPU CARD		
Page Title: TITLE PAGE		
Size A2	Document Number	SOURCE: SCH-29420, PDF: SPF-29420
Rev C4		
Date: Friday, January 24, 2020	Sheet 2	of 32

i.MX 8QM CPU BOARD BLOCK_DIAGRAM



NXP


ICAP Classification: CP: _____ IUO: _____ PUBL: X
Drawing Title:

i.MX 8QM CPU CARD

Page Title: **BLOCK DIAGRAM**

Size A2 Document Number SOURCE: SCH-29420, PDF: SPF-29420 Rev C4

Date: Friday, January 24, 2020 | Sheet 3 of 32

**NXP**


ICAP Classification: CP: _____ IUO: _____ PUBL: X

Drawing Title: **i.MX 8QM CPU CARD**Page Title: **BLOCK DIAGRAM - POWER**

Size A3 Document Number SOURCE: SCH-29420, PDF: SPF-29420 Rev C4

Date: Friday, January 24, 2020 Sheet 4 of 32

BLOCK DIAGRAM - RESET



NXP

ICAP Classification:	CP:	IUO:	PUBL_X
Drawing Title:			
I.MX 8QM CPU CARD			
Page Title:			
BLOCK DIAGRAM - RESET			
Size A2	Document Number	SOURCE: SCH-29420, PDF: SPF-29420	Rev C4
Date: Friday, January 24, 2020	1	Sheet 5	of 32

i.MX 8QM CPU CARD I2C TABLE

DEVICE	Location	Speed (kbps)	8-bit write addresses	DEVICE ADDRESS	I2C	IO LEVEL
PMIC1	CPU	3400		0x08	PMIC I2C	1.8V
PMIC2	CPU	3400		0x09	PMIC I2C	1.8V
FXOS8700CQ	CPU	400	0x1E	0x1E	I2C0	3.3V
MPL3115A2	CPU	400	0xC0	0x60	I2C0	3.3V
FXAS21002CQR1	CPU	400	0x40	0x20	I2C0	3.3V
PTN5110	CPU	400	0xA2	0x51	I2C0	3.3V
ARDUINO/MIKROBUS	BASE				I2C0	3.3V
ENET CONN	BASE				I2C0	3.3V
MLB	BASE			0x40	I2C0	3.3V
AUDIO IN/OUT	BASE			0x90	M41.I2C	1.8V
WM8960	CPU			0x34	I2C1	1.8V
AUX I2C	BASE			0x20	I2C4	3.3V




ICAP Classification:	CP:	IUO:	PUBL X
Drawing Title:			
i.MX 8QM CPU CARD			
Page Title:			
I2C TABLE			
Size A2	Document Number	SOURCE: SCH-29420, PDF: SPF-29420	Rev C4
Date: Friday, January 24, 2020	1	Sheet 6 of 32	


POWER SUPPLY

12V TO 5V

12V DC INPUT DIN CONNECTOR



Note: Regulator will be enabled once the VCC_12V0 is above 9V




FAN CONNECTOR




Note: Regulator will be enabled once the VCC_12V0 is above 9V

12V TO 3.3V


LDO FOR 1V2:VDD_USB_HSIC0_1P2



Note: Regulator will be enabled once the VCC_12V0 is above 9V




POWER LEDS



Note: Regulator will be enabled once the VCC_1V8 is UP

12V TO 1.8V

Note: Regulator will be enabled once the VCC_1V8 is UP



ICAP Classification: CP: IUO: PUBL_X



Drawing Title: I.MX 8QM CPU CARD

Page Title: POWER SUPPLY




Size A2 Document Number SOURCE: SCH-29420, PDF: SPF-29420 Rev C4

Date: Friday, January 24, 2020 Sheet 7 of 32


POWER SUPPLY - PMIC 1




POWER SUPPLY - PMIC 2




LOAD SWITCH FOR 3V3 PERIPHERALS



LOAD SWITCH FOR 5V0 PERIPHERALS



DISCHARGE CIRCUIT FOR EXT_1V8



NXP

ICAP Classification: CP: IUO: PUBL_X


Drawing Title: I.MX 8QM CPU CARD

Page Title: PMIC 2


Size A2 Document Number SOURCE: SCH-29420, PDF: SPF-29420 Rev C4

Date: Friday, January 24, 2020 Sheet 9 of 32

IMX8QM POWER



IMX8QM GND SECTIONS



ICAP Classification: CP: _____ IUO: _____ PUBI: X

Drawing Title: IMX 8QM CPU CARD

i.MX 8QM CPU CARD

Page Title: IMX8QM GND



Document Number

Size Document Number **A2** SOURCE: SCH-29420, PDF: SPF-2942

Date: Friday, January 24, 2020 Sheet 11 of


1

IMX8 SECTIONS_1





IMX8 SECTIONS_2


I/O VOLTAGE :3.3V




I/O VOLTAGE :1.8V



I/O VOLTAGE :3.3V




I/O VOLTAGE :1.8V




ICAP Classification: CP: IUO: PUBL_X		
Drawing Title: IMX 8QM CPU CARD		
Page Title: IMX8 SECTIONS 2		
Size A2	Document Number	SOURCE: SCH-29420, PDF: SPF-29420
Date: Friday, January 24, 2020	Rev C4	

LPDDR4 DRAM 1 OF 2

Total System DRAM = 6 Gbyte



The processor requires x16 for each chip inside the DRAM package.
The x8 configuration is not compatible.



ICAP Classification: CP: _____ IUO: _____ PUBI: X

Drawing Title: **MY 8QM CRUICARD**

I.MX 8QM CPU CARD

LPDDR4 DRAM 1 OF 2






Size Document Number
A2 SOURCE: SCH-29420, PDF: SPF-2942

Date: Friday, January 24, 2020


1

LPDDR4 DRAM 2 OF 2

Total System DRAM = 6 Gbyte



The processor requires x16 for each chip inside the DRAM package.
The x8 configuration is not compatible.



ICAP Classification: CP: IUO: PUBL_X


Drawing Title: I.MX 8QM CPU CARD

Page Title: LPDDR4 DRAM 2 OF 2


Size A2 Document Number SOURCE: SCH-29420, PDF: SPF-29420 Rev C4

Date: Friday, January 24, 2020 Sheet 15 of 32


eMMC



SD CARD INTERFACE




SDXC Power Control




ICAP Classification:	CP:	IUO:	PUBI:	X
Drawing Title: I.MX 8QM CPU CARD				
Page Title: eMMC & SD CARD				
Size A2 Document Number SOURCE: SCH-29420, PDF: SPF-29420 Rev C4				
Date: Friday, January 24, 2020	Sheet 16	of	32	

BOOT CONFIGURATIONS



OCTAL/XSPI/QSPI FLASH




NXP


ICAP Classification:	CP:	IIO:	PUBL:	X
Drawing Title: I.MX 8QM CPU CARD				
Page Title: BOOT CONFIGURATION & SPI FLASH				
Size A2 Document Number SOURCE: SCH-29420, PDF: SPF-29420 Rev C4				
Date: Friday, January 24, 2020	1	Sheet 17	of 32	

SYSTEM ON/OFF


RESET GENERATION



2.63V Threshold
210 ms delay
Open-Drain RST output
Internal 100k Pullup on MR input
Idd = 10 uA max




* Hold SW1 for 5 sec for force OFF
* Hold SW1 for 0.5 sec to turn ON





LED INDICATIONS

SCU_PMIC_STANDBY
Hi = on = STBY
Lo = off = Run



SCU Debug GPIO-2
Hi = on
Lo = off



JTAG



MX8QM On-Chip 50 kohm Pulls

JTAG_TMS = PU
JTAG_TCK = PD
JTAG_TDI = PU
JTAG_SRST_B = PU
TEST_MODE_SELECT = PD

FTSH-105-01-L-DV-K

TP20



ICAP Classification: CP: IU: PUBL_X





Drawing Title: I.MX 8QM CPU CARD

Page Title: RESET LOGIC & JTAG

Size A2 Document Number SOURCE: SCH-29420, PDF: SPF-29420 Rev C4







Date: Friday, January 24, 2020 Sheet 18 of 32

DEBUG UART-USB




ICAP Classification:	CP:	IUO:	PUBL_X
Drawing Title: I.MX 8QM CPU CARD			
Page Title: DEBUG UART_USB			
Size: A2 Document Number: SOURCE: SCH-29420, PDF: SPF-29420 Rev: C4			
Date: Friday, January 24, 2020	1	Sheet 19	of 32

NXP



QIGI can be connected to M.2 Connector or Baseboard USB2.0 port using these resistor options.



ICAP Classification: CP: _____ IUO: _____ PUBI: X

Drawing Title: **i-MX 8QM CPU CARD**



Page Title: **USB 3 x Type C**

USB 3.x Type C SOURCE: CCU-00400_PDF_CCE-00400

Date: Friday, January 24, 2020 Sheet 20 of 32




Date: Friday, January 21, 2020 Sheet 20 of 32
1

PCIe & SATA



M.2 Connector on CPU Card has two PCIe Clock options:
 (Set resistor strapping as per table)
 1. Processor (NXP experimental use only; not recommended for customer use)
 2. External Clock generator (By default)



M.2 Connector on Base Card has PCIe Clock
 Option only from External clock generator.
 (Set resistor strapping as per table)



	Option Resistors	Clock Source	
		Processor	Clock Generator
M.2 Connector on CPU Card	R1473	POS B	POS A
	R1474	POS B	POS A
	R1475	POS B	POS A
	R1476	POS B	POS A
	R128	DNP	MOUNT
	R129	MOUNT	DNP
	R130	DNP	MOUNT
	R131	DNP	MOUNT
	R136	DNP	MOUNT
M.2 Connector on Base Card	R1473	NA	POS A
	R1474	NA	POS A
	R1475	NA	POS A
	R1476	NA	POS A
	R128	NA	MOUNT
	R129	NA	DNP
	R130	NA	MOUNT
	R131	NA	MOUNT
	R136	NA	MOUNT
	R139	NA	MOUNT




HDMI TX & RX




ICAP Classification:	CP:	IUO:	PUBI: X
Drawing Title:	i.MX 8QM CPU CARD		
Page Title:	HDMI TX & RX		
Size A2	Document Number	SOURCE: SCH-29420, PDF: SPF-29420	
Date:	Friday, January 24, 2020	Sheet	22 of 32


1 Gbps ETHERNET PHY



AUDIO CODEC WM8960



WIFI_BLUETOOTH -M.2 CONNECTOR E-KEY




Add On Card used will be M.2 with E-Key Type 30x30 Dimension.

Information on compatible cards is provided on the nxp.com website.




ICAP Classification:	CP:	IUO:	PUBL_X
Drawing Title:			
I.MX 8QM CPU CARD			
Page Title:			
Size A2	Document Number	SOURCE: SCH-29420, PDF: SPF-29420	Rev C4
Date: Friday, January 24, 2020	1	Sheet 25	of 32

SENSORS



LVDS0 CH0 & CH1 CONNECTORS



NXP

ICAP Classification: CP: IUO: PUBL: X


Drawing Title: I.MX 8QM CPU CARD

Page Title: LVDS0 CONNECTORS


Size A2 Document Number SOURCE: SCH-29420, PDF: SPF-29420 Rev C4

Date: Friday, January 24, 2020 Sheet 27 of 32


MIPI CSI CONNECTORS




MIPI DSI CONNECTORS



100-Ohm
differential
pairs




100-Ohm
differential
pairs



ICAP Classification:	CP:	IUO:	PUBL_X
Drawing Title:			
I.MX 8QM CPU CARD			
Page Title:			
MIPI DSI CONNECTORS			
Size A2	Document Number	SOURCE: SCH-29420, PDF: SPF-29420	Rev C4
Date: Friday, January 24, 2020	1	Sheet 29	of 32

B2B CONNECTOR



NXP

ICAP Classification: CP: IUO: PUBL: X


Drawing Title: I.MX 8QM CPU CARD

Page Title: B2B CONNECTOR


Size A2 Document Number SOURCE: SCH-29420, PDF: SPF-29420 Rev C4

Date: Friday, January 24, 2020 Sheet 30 of 32


MCLK CLOCK DRIVERS FOR BASE BOARD FAN OUT




LEVEL TRANSLATOR



ETHERNET TX BUFFERS FOR BASEBOARD



I2C BUFFERS FOR BASE BOARD



ICAP Classification: CP: IUO: PUBL: X

Drawing Title: I.MX 8QM CPU CARD

Page Title: LEVEL TRANSLATORS & DRIVERS

Size A2 Document Number SOURCE: SCH-29420, PDF: SPF-29420 Rev C4

Date: Friday, January 24, 2020 Sheet 31 of 32

MISCELLANEOUS

