

Free IEEE SystemVerilog-2012 LRM @

http://standards.ieee.org/getieee/1800/download/1800-2012.pdf

The New SystemVerilog 2012 Standard

CLIFFORD E. CUMMINGS

SUNBURST DESIGN, INC.

CLIFFC@SUNBURST-DESIGN.COM WWW.SUNBURST-DESIGN.COM

World-class Verilog, SystemVerilog & OVM/UVM Training

Life is too short for bad or boring training!

Open Enrollment Verilog, SystemVerilog & UVM Training

Dates and info posted on the Sunburst Design web page

Acknowledgements

SystemVerilog-2012 Committee Feedback

Apologizes if I missed any committee member feedback



Alex Gran MentorArturo Salz Synopsys

Ben Cohen HDL Cohen

Brad Pierce Synopsys

Brandon Tipp Intel

Chris Spear SynopsysDave Rich Mentor

Dave Rich MentorDennis Brophy Mentor

Dimitry Korchemny Intel

• Ed Cerny Synopsys

• Erik Seligman Intel

· Gord Vreugdenhil Mentor

John Havlicek Cadence

Jonathan Bromley Verilab

Kaiming Ho Fraunhofer

• Kevin Cameron Cameron EDA

Rob Hughes Intel

Samik Sengupta Synopsys

Scott Little Intel

· Shalom Bresticker Intel

Shekar Chetput Cadence

• Stu Sutherland Sutherland-HDL

Surrendra Dudani Synopsys

Tom Alsop Intel

Tom Fitzpatrick Mentor

Additional System Verilog-2012 Resources Sunburst Design



- IEEE SystemVerilog-2012 LRM FREE PDF version download it !! standards.ieee.org/getieee/1800/download/1800-2012.pdf
- Stu Sutherland's Presentation: A Summary of Changes in the Proposed SystemVerilog-2012 Standard www.sutherland-hdl.com/papers/2012-DAC_What-is-new-in-SystemVerilog-2012.pdf
- Brad Pierce's Blog: SV12 what's new in SystemVerilog 2012? bradpierce.wordpress.com/2013/03/02/sv12-whats-new-in-systemverilog-2012
- Dave Rich's Blog: Get Ready for SystemVerilog-2012 go.mentor.com/ready-for-systemverilog-2012
- List of 225 Changes in the SystemVerilog-2012 Standard http://tinyurl.com/1800-2012-changelog

230 Modifications in SystemVerilog-2012 Sunburst Design



- 230 listed modifications in the SystemVerilog-2012 LRM www.eda.org/svdb/view_all_bug_page.php
- Breakdown of Modifications:
 - Enhancements 35
 - Errata 162
 - Clarifications 33

Types of Modifications



SystemVerilog-2012

- 230 listed modifications in the SystemVerilog-2012 LRM www.eda.org/svdb/view_all_bug_page.php
- Breakdown of types of Modifications:

_	Assertion-related	- 87	- 13 new enhancements
_	Design-related	- 66	- 9 new enhancements
_	C-Language / DPI-related	- 25	- 4 new enhancements
_	Discrete Real Modeling	- 5	- 1 new enhancements
_	Verification-related	- 46	- 8 new enhancements
_	Typos / Cleanup	- 1	- 0 new enhancements

Discrete Real Modeling - 5 Modifications



SystemVerilog-2012

• Mantis Item of 1 new enhancements

major 3398 - User defined nets and resolution functions

- SV-DC Requirements:
 - Aggregate nets with real valued components, including constructs such as vectors, static arrays, structs, unions
 - Resolution functions for multiply driven aggregate nets
 - Unidirectional and bidirectional ports with aggregate nets
 - Atomic aggregate nets whose components are resolved jointly (correlated resolution)
 - Ability to represent X (unknown) and Z (undriven/high impedance) states for atomic aggregate nets

Discrete Real Modeling Work



System Verilog-2012

- The SV-DC work consists of two primary pieces:
 - User-defined nettypes and resolution functions (6.6.7)
 - Generic interconnect (6.6.8)

Nice summary comments from Scott Little of Intel

These features provide the users some nice capabilities, but it isn't a complete solution.

The SV-DC realized that they didn't have time to provide a complete solution but decided to provide some pieces to help out users willing to deal with the initial heavy handed restrictions.

The intention is to add the missing pieces (a type conversion mechanism) and explore lifting some of the restrictions (no partial assignment to user-defined nettypes) as real world use cases make the proper solution clear. Because the new functionality was being developed in committee, the desire was to be very conservative and relax the restrictions later when we have real world examples and implementations to better guide the work.

Why is the work valuable? It provides a much improved solution for those building real-valued models.

C / DPI - 25 Modifications



System Verilog-2012

Mantis Items of 4 new enhancements

minor 3188 - Added VPI support to distinguish join, join_none, and join_any

minor 3459 - Remove redundant DPI section "H.6.6 Pure functions"

feature 3884 - Added VPI support for soft constraints

minor 4130 - Update VPI compatibilities & table for IEEE Std 1800-2012

All minor VPI support enhancements except for soft-constraint support (new feature)

Assertion - 87 Modifications



SystemVerilog-2012

Mantis Items of 13 new enhancements

ı	Wantis items of 13 flew enhancements						
	feature	2093	- Checker construct should permit output arguments				
	feature	2206	6 - Checkers: Random sim of non-deterministic free variables				
ı	feature	2209	9 - Add optional event control to deferred assertions in 2005				
I	major	2328	- Review and relax restrictions on data types in assertions				
ı	minor	2412	- Allow clock inference in sequences	Duplicate of Mantis 2476			
ı	feature	3202	- Clarifies \$countbits, global clocking & other assertion functions				
ı	feature	3033	- Enhance checker modeling capabilities				
I	minor	3037	- Introduce assertion system functions for 4-valued type support				
ı	minor	minor 3069 - Multi-clock support - allow global clocking per module, interface,					
ı	checker or program						
ı	minor	ainor 3191 - Allow sequence methods with sequence expressions					
ı	major	3206	206 - Deferred assertions are sensitive to glitches				
ı	feature 3295 - Need a way to control only asserts/covers/assume directives						

- Allows assertion control over unique/priority violation reporting





- The SVA "circle of life" ←
- "The Disillusioned Design Engineer cycle!!"
- Engineers get excited about SVA capabilities
- Engineers take SVA training
- Engineers start to use SVA
- Engineers find SVA to be too verbose
- Engineers abandon SVA ←

aargh

How Much SVA Training Should Your Team Take?



2-day SystemVerilog Assertion (SVA) training is too much

Sunburst Design has been re-training SVA-trained engineers

- Inefficient SVA coding styles are shown in books and training
- Most engineers should take 2 hours of SVA training with labs

Learn the simple techniques

Reduce SVA coding efforts

Learn best-practice tricks

Learn styles that avoid mistakes

SVA Fundamentals



Guidelines

- Start learning and using SVA after 2 hours of training
- Use long, descriptive labels to:
 - document the assertions
 - accelerate debugging using waveform displays
- · Use simple macros to:
 - efficiently add concise assertions
 - reduce assertion syntax errors
 - reduce assertion coding efforts
- · Use concurrent assertions but avoid immediate assertions
- Use |-> ##1 implications instead of |=> implications
- Use bind files to add assertions to a design

Design - 66 Modifications SystemVerilog-2012



Mantis Items of 9 new enhancements

feature 154 - Dual Data Rate (DDR) always_ff ← feature 696 - Add parameterized tasks and functions

Actually fixed by Mantis 2396 in SV2009

minor 931 - BNF should be hyperlinked

minor 1223 - Red hyperlinked BNF?

1504 - Introduce parameterized structures

feature 2525 - Allow hierarchical references in \$unit scope

minor 2734 - Mechanism to initialize an array to a constant value

minor 3750 - Update LRM & `begin_keywords with table of new keywords


minor 4126 - Allow for-loop initialization, step & termination stmnts to be null


Parameterized Functions



- Additional descriptions:
 - Brad Pierce SV12 deliver parameterized functions with let expressions

bradpierce. wordpress. com/2013/04/20/sv12-deliver-parameterized-functions-with-let-expressions





SystemVerilog-2012



Miscellaneous Favorite Features


• As reported by SystemVerilog-2012 committee members


My favorite enhancement in SV-2012 is that it doesn't have AOP;-)
- Tom Fitzpatrick - Mentor


This feeling was echoed in committee meetings by all of the developers!!


But my favorite thing out of that list is that only 35
are enhancements. That is a testament to the stability
users have demanded from their verification environment.
- Dave Rich - Mentor


Also echoed by other developers on the committee


























Multiple Inheritance / Interface Classes Additional descriptions: Dave Rich - The Problems with Lack of Multiple Inheritance in SystemVerilog and a Solution bradpierce.files.wordpress.com/2010/03/multiple_inheritance_sv.pdf

28 of 44


Interface Class Rules


KEY: In the text below:


Text Actual Keyword
extend extends
implement implements

29 of 44

- An interface class
 - may declare pure virtual prototypes
 - may extend zero or more interface classes
 - may extend multiple other interface classes
 - may not implement an interface class
 - may not extend a class or virtual class
 - may not implement a class or virtual class
 - may not implement any class menthods







Interface Classes & Multiple Inheritance



Example: ifc3_pass.sv

```
class base implements GetImp;
  virtual function void print();
    $display("%m: print() method");
  endfunction

virtual function void showit();
    $display("%m: showit() method");
  endfunction

virtual function int get();
    $display("%m: get() method");
  endfunction
endclass
```

```
module top;
base b1 = new();

initial begin
   b1.print();
   b1.showit();
   void'(b1.get());
   end
endmodule
```

The example ran !!

ifc3_pass_sv_unit.base.print: print() method
ifc3_pass_sv_unit.base.showit: showit() method
ifc3_pass_sv_unit.base.get: get() method

Interface Classes & Multiple Inheritance



Example: ifc4_error.sv

Interface classes may not implement other interface classes

```
interface class ifbase;
  pure virtual function void print();
endclass

interface class GetImp#(type GET_T = logic) implements ifbase;
  pure virtual function GET_T get();
endclass
```

Error: ifc4_error.sv(5): Interface classes may
 not have an implements specification.

Interface Classes & Multiple Inheritance



Example: ifc5_error.sv

```
virtual class vbase;
  virtual function void print();
    $display("Virtual base class");
  endfunction
endclass
interface class GetImp#(type GET_T = logic) extends vbase;
  pure virtual function GET_T get();
endclass
```

Interface Classes & Multiple Inheritance





Example: ifc6_error.sv

```
virtual class vbase;
virtual function void print();
$display("Virtual base class");
endfunction
endclass
Interface classes may not implement
a class or a virtual class
```

interface class GetImp#(type GET_T = logic) implements vbase;
 pure virtual function GET_T get();
endclass


Error: ifc6_error.sv(7): Interface classes may not have an implements specification.









TLM FIFO with Multiple Inheritance












Patent Office Quote

"Everything that can be invented has been invented."

Charles H. Duell, Commissioner, U.S. patent office, 1899 (attributed)

NOTE: Debunked - This quotation is not really the words of Mr. Duell. (www.quotationspage.com/quote/22779.html)

Point is, nobody should ever claim that all important work has been done





Free IEEE SystemVerilog-2012 LRM @ http://standards.ieee.org/getieee/1800/download/1800-2012.pdf

The New SystemVerilog 2012 Standard

CLIFFORD E. CUMMINGS

SUNBURST DESIGN, INC.

CLIFFC@SUNBURST-DESIGN.COM WWW.SUNBURST-DESIGN.COM

World-class Verilog, SystemVerilog & OVM/UVM Training

Life is too short for bad or boring training!

Open Enrollment Verilog, SystemVerilog & UVM Training
Dates and info posted on the Sunburst Design web page