


VHDL_writer::WriteBuiltin



```
graph RL; A[VHDL_writer::has_output_prefix] --> B[VHDL_writer::WriteBuiltin];
```

VHDL_writer::has_output
_prefix