
HOMEWORK 1


NAME: NITIN RAD ASU ID: 1227231527 SUMMER / 2023 / SESSION C

1a.




Α	В	Y
0	0	0
0	1	0
١	0	1
1	1	0

16.




Α	В	Υ
0	0	0
0	1	0
1	0	1
1	1	0

1c.




В	С	Υ
0	0	0
0	1	0
ı	0	0
1	1	0
0	0	0
0	1	١
١	0	0
1	1	0
	0 0 0	0 0 0 1 1 0 1 1 0 0

1d.




Α	В	С	Y
0	0	0	0
0 0	0	1	0
0	1	0	0 0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	0	1


1e.



A	В	С	Y
0	0	0	0
0	0	1	0
0 0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1








Α	B	С	D	F
0	0	0	0	0
0	0	0	١	0
0	0	١	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	١	0
0	1	1	0	0
0	١	1	١	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	i	1
1	1	0	0	1
1	1	0	ı	1
(l	1	0	ı
1	1	1	1	1

Α	В	С	D	G
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
	0	1	1	1
0	1	0	0	0
0 0 0	1	0	1	0
0	1	1	0	0
0	1	1	١	1
1	0	0	0	0
١	0	0	1	0
1	0	١	0	0
ı	0	١	ſ	1
١	ı	0	0	l
ſ	1	0	t	1
١	1	1	0	1
(1	1	1	1


Circuits G & F are equivalent in terms of logic as they have the same truth table.

3a.




Α	В	С	Y
0	0	0	0
0 0	0	1	0
0	1	0	0
0	1	l	1
ı	0	0	0
1	0	1	1
1	(0	0
T	(1	1

3b.




Α	В	Υ
0	0	0
0	1	0
1	0	1
ı	1	0



A	В	C	Υ
0	0	0	1
A 0 0 0 0	0	1	0
0	1	0	1
0	l	1	1
ı	0	0	1
1	0	ţ	0
1	1	0	1
t	1	1	0

4. Since security alarm can be triggerred by any of the motion sensors it will be an OR gate. Master Switch turns alarm off or on the alarmtrigger is gated by an AND gate.

Since each of the alarm, light, call box have a separate enable, we need an AND gate for each one




Note: A 4 - input or gate can be replaced with 3 2-input or gates.


"A" is the alarm trigger, and "A" is on when 2 or more inputs are triggered.

		,	-	-
Sı	Sz	53	Sy	A
0	0	53	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
١	0	0	0	0
ı	0	0	ı	1
1	0	1	0	1
1	0	1	1	t
-	ı	0	0	l
1	1	0	(1
1	1	1	0	ı
1	1	1	t	1

7. When the # of 1s are less than # of 0s then the output is true.

Α	B	С	Y
0	O B	0	1
A 0 0 0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	l
1	0	1	0
1	1	0	0
1	1	ı	0





a	6	С	d	f
0	0	0	0	0
0	0	0	ı	1
0 0 0	0	1	0	0
0	0	1	1	0
0	i	0	0	0
0	l l'	0	ı	1
0	1	1	0	0
0	1	l	1	0
1	0	0	0	0
ı	0	0	1	1
1	0	1	0	0
1	0	1	ı	0
1	1	0	0	1
1	l	0	1	1
1	1	1	0	0
t	ı	1	1	0