```
V and-3.v U X
```

```
lab10 > V and-3.v

1  module and_3(output out, input b, input c, input d);
2  wire w1;
3  and (w1, b, c);
4  and (out, w1, d);
5  endmodule
6
```

```
.../Programs/COA/lab10
        k@hp in repo: COA/lab10 on 🏻 main [?] via V took 21ms

─) iverilog and-3-tb.v

        k@hp in repo: COA/lab10 on № main [?] via V took 35ms
-> vvp a.out
                0 : b=0 c=0 d=0 out=0
               10 : b=0 c=0 d=1 out=0
               20 : b=0 c=1 d=1 out=0
               30 : b=0 c=1 d=0 out=0
               40 : b=1 c=1 d=0 out=0
               50 : b=1 c=1 d=1 out=1
               60 : b=1 c=0 d=1 out=0
               70 : b=1 c=0 d=0 out=0
        k@hp in repo: COA/lab10 on 🏻 main [?] via V took 18ms
```

▷ \$\mathcal{C}\$

```
> t1 □ ···
V or-3.v U X
lab10 > V or-3.v
       module or_3(output out, input b, input c, input d);
           wire w1;
                                                                                                                         .../Programs/COA/lab10
                                                                                                                                                                       _ _ ×
           or (w1, b, c);
           or (out, w1, d);
                                                                                              k@hp in repo: COA/lab10 on 🏻 main [?] via V took 18ms
       endmodule

─) iverilog or-3-tb.v

   6
                                                                                              k@hp in repo: COA/lab10 on № main [?] via V took 41ms
                                                                                      -> vvp a.out
                                                                                                     0 : b=0 c=0 d=0 out=0
                                                                                                    10 : b=0 c=0 d=1 out=1
                                                                                                    20 : b=0 c=1 d=1 out=1
                                                                                                    30 : b=0 c=1 d=0 out=1
                                                                                                    40 : b=1 c=1 d=0 out=1
                                                                                                    50 : b=1 c=1 d=1 out=1
                                                                                                    60 : b=1 c=0 d=1 out=1
                                                                                                    70 : b=1 c=0 d=0 out=1
                                                                                              k@hp in repo: COA/lab10 on 🏻 main [?] via V took 18ms
```

```
⊳ 13 Ш …
V not.v U X
lab10 > V not.v
       module not_v (input a, output out);
           not (out, a);
                                                                                                                           .../Programs/COA/lab10
                                                                                                                                                                          _ _ X
       endmodule
                                                                                               k@hp in repo: COA/lab10 on 🏿 main [?] via V took 18ms
                                                                                       —) iverilog <u>not-tb.v</u>
                                                                                               k@hp in repo: COA/lab10 on 🏿 main [?] via V took 21ms

→ vvp a.out

                                                                                                       0 : a=0 out=1
                                                                                                      10 : a=1 out=0
                                                                                               k@hp in repo: COA/lab10 on 🏿 main [?] via V took 26ms
                                                                                      Cabhi
```

```
V nand.v U X
lab10 > V nand.v

1  module nand_v (output out, input a, input b);
2  wire w1;
3  and (w1, a, b);
4  not (out, w1);
5  endmodule
6
```

```
.../Programs/COA/lab10
                                                                                    k@hp in repo: COA/lab10 on 🏿 main [?] via V took 26ms
iverilog <u>nand-tb.v</u>
         k@hp in repo: COA/lab10 on 🏻 main [?] via V took 22ms
-> vvp a.out
                 0 : a=0 b=0 out=1
                10 : a=0 b=1 out=1
                20 : a=1 b=1 out=0
                30 : a=1 b=0 out=1
         k@hp in repo: COA/lab10 on 🏿 main [?] via V took 21ms
Cabhis
```

> t1 □ ···

```
⊳ 13 Ш …
V nor.v U X
lab10 > V nor.v
       module nor_v (output out, input a, input b);
           wire w1;
                                                                                                                       .../Programs/COA/lab10
                                                                                                                                                                    or (w1, a, b);
           not (out, w1);
                                                                                            k@hp in repo: COA/lab10 on 🏿 main [?] via V took 21ms
       endmodule
                                                                                    iverilog <u>nor-tb.v</u>
   6
                                                                                            k@hp in repo: COA/lab10 on 🏻 main [?] via V took 21ms
                                                                                    -> vvp a.out
                                                                                                    0 : a=0 b=0 out=1
                                                                                                   10 : a=0 b=1 out=0
                                                                                                   20 : a=1 b=1 out=0
                                                                                                   30 : a=1 b=0 out=0
                                                                                            k@hp in repo: COA/lab10 on 🏿 main [?] via V took 19ms
                                                                                   Cabhis
```

```
V xor.v U X
```

```
lab10 > V xor.v

1   module xor_v(output out, input a, input b);
2   wire w1, w2, w3, w4;
3   not (w1, a);
4   not (w2, b);
5   and (w3, w1, b);
6   and (w4, a, w2);
7   or (out, w3, w4);
8   endmodule
9
```

```
.../Programs/COA/lab10
                                                                                    k@hp in repo: COA/lab10 on 🏿 main [?] via V took 24ms

─) iverilog xor-tb.v

         k@hp in repo: COA/lab10 on № main [?] via V took 20ms
 -> vvp a.out
                 0 : a=0 b=0 out=0
                10 : a=0 b=1 out=1
                20 : a=1 b=1 out=0
                30 : a=1 b=0 out=1
Cabhis
         k@hp in repo: COA/lab10 on № main [?] via V took 18ms
```

▷ \$\mathcal{C}\$

Mi.

```
V xnor.v U ×
```

9

```
lab10 > V xnor.v

1  module xnor_v(output out, input a, input b);
2   wire w1, w2, w3, w4;
3   not (w1, a);
4   not (w2, b);
5   and (w3, a, b);
6   and (w4, w1, w2);
7   or (out, w3, w4);
8  endmodule
```

```
.../Programs/COA/lab10
                                                                                  k@hp in repo: COA/lab10 on № main [?] via V took 22ms
 iverilog xnor-tb.v
         k@hp in repo: COA/lab10 on 🏻 main [?] via V took 36ms
 -> vvp a.out
                 0 : a=0 b=0 out=1
                10 : a=0 b=1 out=0
                20 : a=1 b=1 out=1
                30 : a=1 b=0 out=0
Cabhis
         k@hp in repo: COA/lab10 on 🏻 main [?] via V took 20ms
```

▷ \$\mathcal{C}\$

JIK"

```
V and-nor.v ∪ ×
```

```
lab10 > V and-nor.v
      module and_nor(output out, input a, input b, input c);
          wire w1, w2, w3, w4, w5;
          nor_v nor1(w1, a, a);
          nor_v nor2(w2, b, b);
          nor_v nor3(w3, w1, w2);
          nor_v nor4(w4, w3, w3);
          nor_v nor5(w5, c, c);
          nor_v nor6(out, w4, w5);
  8
      endmodule
 10
      module nor_v (output out, input a, input b);
 12
          wire w1;
 13
          or (w1, a, b);
 14
          not (out, w1);
 15
      endmodule
 16
```

```
.../Programs/COA/lab10
                                                                                    _ _ X
        k@hp in repo: COA/lab10 on 🏿 main [?] via V took 20ms
iverilog and-nor-tb.v
        k@hp in repo: COA/lab10 on 🏻 main [?] via V took 23ms
-) vvp a.out
                0 : a=0 b=0 c=0 out=0
               10 : a=0 b=0 c=1 out=0
               20 : a=0 b=1 c=1 out=0
               30 : a=0 b=1 c=0 out=0
               40 : a=1 b=1 c=0 out=0
               50 : a=1 b=1 c=1 out=1
               60 : a=1 b=0 c=1 out=0
               70 : a=1 b=0 c=0 out=0
        k@hp in repo: COA/lab10 on 🏻 main [?] via V took 21ms
_) []
```

▷ th □ ···

```
V xor-nand.v U X
```

```
lab10 > V xor-nand.v
      module xor_nand(output out, input a, input b);
          wire w1, w2, w3;
          nand_v nand1(w1, a, b);
          nand_v nand2(w2, a, w1);
          nand_v nand3(w3, b, w1);
          nand_v nand4(out, w2, w3);
      endmodule
  8
      module nand_v (output out, input a, input b);
 10
          wire w1;
 11
          and (w1, a, b);
 12
          not (out, w1);
 13
      endmodule
 14
```

```
.../Programs/COA/lab10
                                                                                     k@hp in repo: COA/lab10 on 🏻 main [?] via V took 21ms
 iverilog xor-nand-tb.v
         k@hp in repo: COA/lab10 on 🏻 main [?] via V took 23ms
 -) vvp <u>a.out</u>
                 0 : a=0 b=0 out=0
                10 : a=0 b=1 out=1
                20 : a=1 b=1 out=0
                30 : a=1 b=0 out=1
Cabhis
         k@hp in repo: COA/lab10 on 🏻 main [?] via V took 34ms
```

▷ \$\mathcal{C}\$

```
V half-adder.v ∪ ×
```

```
▷ t3 □ ···
```

```
lab10 > V half-adder.v
      module half_adder_nand(output sum, output carry,input a, input b);
          wire w1;
          xor_nand xor1(sum, a, b);
          nand_v nand1(w1, a, b);
          nand_v nand2(carry, w1, w1);
      endmodule
      module xor_nand(output out, input a, input b);
          wire w1, w2, w3;
  9
          nand_v nand1(w1, a, b);
 10
 11
          nand_v nand2(w2, a, w1);
 12
          nand_v nand3(w3, b, w1);
 13
          nand_v nand4(out, w2, w3);
 14
      endmodule
 15
      module nand_v (output out, input a, input b);
 17
          wire w1;
          and (w1, a, b);
 18
          not (out, w1);
 19
 20
      endmodule
 21
```

```
.../Programs/COA/lab10
                                                                                     _ _ ×
        k@hp in repo: COA/lab10 on 🏻 main [?] via V took 34ms
iverilog half-adder-tb.v
        k@hp in repo: COA/lab10 on 🏻 main [?] via V took 22ms
-) vvp a.out
                 0 : a=0 b=0 sum=0 carry=0
                10 : a=0 b=1 sum=1 carry=0
                20 : a=1 b=1 sum=0 carry=1
                30 : a=1 b=0 sum=1 carry=0
        k@hp in repo: COA/lab10 on 🏻 main [?] via V took 22ms
—abhi
—) [
```

```
V full-adder.v∪×
```

```
> t; □ …
```

```
lab10 > V full-adder.v
      module full_adder(sum,cout,a,b,cin);
          output sum, cout;
          input a, b, cin;
          wire w1,c1,c2;
          half_adder half1(w1, c1, a, b);
          half_adder half2(sum, c2, w1, cin);
          or(cout, c1, c2);
      endmodule
      module half_adder(sum,cout,a,b);
 10
          output sum, cout;
 11
          input a, b;
 12
          xor(sum, a, b);
 13
          and(cout, a, b);
 14
      endmodule
 15
```

```
.../Programs/COA/lab10
                                                                                    _ _ X
        k@hp in repo: COA/lab10 on 🏻 main [?] via V took 22ms
iverilog full-adder-tb.v
        k@hp in repo: COA/lab10 on 🏻 main [?] via V took 23ms
-) vvp a.out
                0 a=0 b=0 carry_in=0 sum=0 carry_out=0
               10 a=0 b=0 carry_in=1 sum=1 carry_out=0
               20 a=0 b=1 carry_in=1 sum=0 carry_out=1
               30 a=0 b=1 carry_in=0 sum=1 carry_out=0
               40 a=1 b=1 carry_in=0 sum=0 carry_out=1
               50 a=1 b=1 carry_in=1 sum=1 carry_out=1
               60 a=1 b=0 carry_in=1 sum=0 carry_out=1
               70 a=1 b=0 carry_in=0 sum=1 carry_out=0
        k@hp in repo: COA/lab10 on 🏻 main [?] via V took 19ms
C, []
```

```
V mux.v U X
```

24

```
lab10 > V mux.v
      module mux(output out, input d0, input d1, input d2, input d3, input s1, input s0);
          wire n1, n0, w1, w2, w3, w4;
          not (n1, s1);
  3
          not (n0, s0);
          and_3 a0 (w1, n1, n0, d0);
  6
          and_3 a1 (w2, n1, s0, d1);
          and_3 a2 (w3, s1, n0, d2);
          and_3 a3 (w4, s1, s0, d3);
  8
          or_4 r0 (out, w1, w2, w3, w4);
  9
 10
      endmodule
 11
      module and_3(output out, input b, input c, input d);
 13
          wire w1;
          and (w1, b, c);
 14
 15
          and (out, w1, d);
 16
      endmodule
 17
      module or_4(output out, input a0, input a1, input a2, input a3);
 19
          wire w1, w2;
          or (w1, a0, a1);
 20
          or (w2, a2, a3);
 21
  22
          or (out, w1, w2);
 23
      endmodule
```

```
.../Programs/COA/lab10
                                                                                    _ _ X
        k@hp in repo: COA/lab10 on 🏻 main [?] via V took 19ms
iverilog mux-tb.v
        k@hp in repo: COA/lab10 on 🏻 main [?] via V took 21ms
 -) vvp a.out
                0 : d0 = 0, d1 = 1, d2 = 1, d3 = 0, s1 = 0, s0 = 0, out = 0
               10 : d0 = 0, d1 = 1, d2 = 1, d3 = 0, s1 = 0, s0 = 1, out = 1
               20 : d0 = 0, d1 = 1, d2 = 1, d3 = 0, s1 = 1, s0 = 1, out = 0
               30 : d0 = 0, d1 = 1, d2 = 1, d3 = 0, s1 = 1, s0 = 0, out = 1
               50 : d0 = 1, d1 = 0, d2 = 0, d3 = 1, s1 = 0, s0 = 0, out = 1
               60 : d0 = 1, d1 = 0, d2 = 0, d3 = 1, s1 = 0, s0 = 1, out = 0
               70 : d0 = 1, d1 = 0, d2 = 0, d3 = 1, s1 = 1, s0 = 1, out = 1
               80 : d0 = 1, d1 = 0, d2 = 0, d3 = 1, s1 = 1, s0 = 0, out = 0
        k@hp in repo: COA/lab10 on 🏻 main [?] via V took 24ms
C, []
```

> th □ ...