```
lab11 > V mux-8ops.v
                                                                                                                                                                                                                                                                                                           lab11 > V mux-8ops-tb.v
                                                                                                                                                                                                                                                                            Merican
Merica
                    module all_ops(output [7:0] out, input i1, input i2);
                                                                                                                                                                                                                                                                                                                                `include "mux-8ops.v"
                                  and (out[0], i1, i2);
                                  xor (out[1], i1, i2);
                                                                                                                                                                                                                                                                                                                                module testbench;
                                 nand (out[2], i1, i2);
                                                                                                                                                                                                                                                                                                                                             reg cin1, cin2, s2, s1, s0;
                                 or (out[3], i1, i2);
                                                                                                                                                                                                                                                                                                                                             wire [7:0] d;
                                 not (out[4], i1);
                                                                                                                                                                                                                                                                                                                                             wire cout;
                                                                                                                                                                                                                                                                                                                    6
                                 not (out[5], i2);
                                 nor (out[6], i1, i2);
                                                                                                                                                                                                                                                                                                                    8
                                                                                                                                                                                                                                                                                                                                             all_ops ops (d, cin1, cin2);
                                  xnor (out[7], i1, i2);
                                                                                                                                                                                                                                                                                                                                             mux_8x1 mux (cout, d, s2, s1, s0);
                                                                                                                                                                                                                                                                                                                    9
                     endmodule
                                                                                                                                                                                                                                                                                                                10
     10
    11
                                                                                                                                                                                                                                                                                                                11
                                                                                                                                                                                                                                                                                                                                              // 0 \rightarrow Bitwise AND
                                                                                                                                                                                                                                                                                                                                              // 1 \rightarrow Bitwise XOR
                     module mux_8x1(output out, input [7:0] d, input s2, input s1, input s0);
                                                                                                                                                                                                                                                                                                                12
                                  wire n2, n1, n0;
                                                                                                                                                                                                                                                                                                                                              // 2 \rightarrow Bitwise NAND
    13
                                                                                                                                                                                                                                                                                                                13
                                  wire [7:0] w;
                                                                                                                                                                                                                                                                                                                                              // 3 \rightarrow Bitwise OR
     14
                                                                                                                                                                                                                                                                                                                14
                                                                                                                                                                                                                                                                                                                                              // 4 \rightarrow Bitwise NOT (for 1st Input)
     15
                                                                                                                                                                                                                                                                                                                15
     16
                                                                                                                                                                                                                                                                                                                                              // 5 \rightarrow Bitwise NOT (for 2nd Input)
                                 not (n2, s2);
                                                                                                                                                                                                                                                                                                                16
                                 not (n1, s1);
                                                                                                                                                                                                                                                                                                                17
                                                                                                                                                                                                                                                                                                                                              // 6 \rightarrow Bitwise NOR
     17
                                 not (n0, s0);
                                                                                                                                                                                                                                                                                                                                              // 7 \rightarrow Bitwise XNOR
     18
                                                                                                                                                                                                                                                                                                                18
     19
                                                                                                                                                                                                                                                                                                                19
                                  and_4 a0 (w[0], n2, n1, n0, d[0]);
                                                                                                                                                                                                                                                                                                                20
     20
                                                                                                                                                                                                                                                                                                                                              initial begin

    ∑ zsh - lab11 十 ∨ Ⅲ 値 ··· ∧ ×

                                                DEBUG CONSOLE PROBLEMS GITLENS
  TERMINAL
                            OUTPUT
```

V mux-8ops-tb.v ∪ ×

V mux-8ops.v U X

∨vp a.out

—abhishek@hp in repo: COA/lab11 on № main [?] via V took 27ms

0 : in1=1 in2=0 S=000 out=0

10 : in1=1 in2=0 S=001 out=1

20 : in1=1 in2=0 S=011 out=1

30 : in1=1 in2=0 S=010 out=1

40 : in1=1 in2=0 S=110 out=0

50 : in1=1 in2=0 S=111 out=0

60 : in1=1 in2=0 S=101 out=1

70 : in1=1 in2=0 S=100 out=0

১ য় □ ···

```
১ য় □ ···
V mux-8ops.v U 🗡
                                                                                               V mux-8ops-tb.v ∪ X
lab11 > V mux-8ops.v
                                                                                               lab11 > V mux-8ops-tb.v
 19
                                                                                                 19
 20
          and_4 a0 (w[0], n2, n1, n0, d[0]);
                                                                                                 20
                                                                                                          initial begin
 21
          and_4 a1 (w[1], n2, n1, s0, d[1]);
                                                                                                              cin1 = 1'b1; cin2 = 1'b0;
                                                                                                 21
 22
          and_4 a2 (w[2], n2, s1, n0, d[2]);
                                                                                                 22
                                                                                                              s2 = 1'b0; s1 = 1'b0; s0 = 1'b0;
          and_4 a3 (w[3], n2, s1, s0, d[3]);
 23
                                                                                                 23
                                                                                                              #10; s0 = s0 + 1;
          and_4 a4 (w[4], s2, n1, n0, d[4]);
 24
                                                                                                 24
                                                                                                              #10; s1 = s1 + 1;
          and_4 a5 (w[5], s2, n1, s0, d[5]);
 25
                                                                                                 25
                                                                                                              #10; s0 = s0 + 1;
          and_4 a6 (w[6], s2, s1, n0, d[6]);
 26
                                                                                                              #10; s2 = s2 + 1;
                                                                                                 26
          and_4 a7 (w[7], s2, s1, s0, d[7]);
 27
                                                                                                 27
                                                                                                              #10; s0 = s0 + 1;
 28
                                                                                                 28
                                                                                                              #10; s1 = s1 + 1;
 29
          or_8 r0 (out, w);
                                                                                                 29
                                                                                                              #10; s0 = s0 + 1;
      endmodule
                                                                                                 30
                                                                                                          end
 31
                                                                                                 31
      module and_4(output out, input a0, input a1, input a2, input a3);
                                                                                                 32
                                                                                                          initial
 33
          wire w1, w2;
                                                                                                 33
                                                                                                              $monitor($time, " : in1=%b in2=%b S=%b%b%b out=%b", ci
 34
          and (w1, a0, a1);
                                                                                                 34
                                                                                                      endmodule
 35
          and (w2, a2, a3);
          and (out, w1, w2);
 36
      endmodule
 37
 38
                                                                                                                                             > zsh - lab11 + ∨ □ • • · · · ×
        OUTPUT DEBUG CONSOLE PROBLEMS GITLENS
TERMINAL
  —abhishek@hp in repo: COA/lab11 on ❷ main [?] via V took 27ms

    ∨vp a.out

                   0 : in1=1 in2=0 S=000 out=0
```

10 : in1=1 in2=0 S=001 out=1

20 : in1=1 in2=0 S=011 out=1

30 : in1=1 in2=0 S=010 out=1

40 : in1=1 in2=0 S=110 out=0

50 : in1=1 in2=0 S=111 out=0

60 : in1=1 in2=0 S=101 out=1

70 : in1=1 in2=0 S=100 out=0

```
lab11 > V mux-8ops.v
                                                                                               lab11 > V mux-8ops-tb.v
 31
                                                                                                19
      module and_4(output out, input a0, input a1, input a2, input a3);
                                                                                                 20
                                                                                                          initial begin
 33
          wire w1, w2;
                                                                                                 21
                                                                                                              cin1 = 1'b1; cin2 = 1'b0;
          and (w1, a0, a1);
 34
                                                                                                 22
                                                                                                              s2 = 1'b0; s1 = 1'b0; s0 = 1'b0;
 35
          and (w2, a2, a3);
                                                                                                 23
                                                                                                              #10; s0 = s0 + 1;
 36
          and (out, w1, w2);
                                                                                                              #10; s1 = s1 + 1;
                                                                                                 24
 37
      endmodule
                                                                                                              #10; s0 = s0 + 1;
                                                                                                 25
 38
                                                                                                              #10; s2 = s2 + 1;
                                                                                                 26
      module or_8(output out, input [7:0] a);
 39
                                                                                                              #10; s0 = s0 + 1;
                                                                                                 27
           wire [6:0] w;
 40
                                                                                                              #10; s1 = s1 + 1;
                                                                                                 28
 41
          genvar i;
                                                                                                 29
                                                                                                              #10; s0 = s0 + 1;
 42
           for (i = 0; i < 4; i = i + 1) begin
                                                                                                 30
                                                                                                          end
               or (w[i], a[i], a[7-i]);
 43
                                                                                                 31
 44
          end
                                                                                                 32
                                                                                                          initial
          or (w[5], w[0], w[1]);
 45
                                                                                                 33
                                                                                                              $monitor($time, " : in1=%b in2=%b S=%b%b%b out=%b", ci
          or (w[6], w[2], w[3]);
 46
                                                                                                 34
                                                                                                      endmodule
          or (out, w[5], w[6]);
 47
      endmodule
                                                                                                                                             > zsh - lab11 + ∨ □ • • · · · ×
        OUTPUT
               DEBUG CONSOLE PROBLEMS GITLENS
TERMINAL
```

V mux-8ops-tb.v ∪ X

V mux-8ops.v U 🗡

∨vp a.out

—abhishek@hp in repo: COA/lab11 on № main [?] via V took 27ms

0 : in1=1 in2=0 S=000 out=0

10 : in1=1 in2=0 S=001 out=1

20 : in1=1 in2=0 S=011 out=1

30 : in1=1 in2=0 S=010 out=1

40 : in1=1 in2=0 S=110 out=0

50 : in1=1 in2=0 S=111 out=0

60 : in1=1 in2=0 S=101 out=1

70 : in1=1 in2=0 S=100 out=0

১ য় □ ···

```
▷ th □ ···
V parity-bit.v U X
                                                                                      V parity-bit-tb.v U X
lab11 > V parity-bit.v
                                                                                       lab11 > V parity-bit-tb.v
                                                                             EEE
                                                                                                                                                                     module parity_8(output out1, output out2, input [7:0] a);
                                                                                              `include "parity-bit.v"
           wire [6:0] w;
           genvar i;
                                                                                              module testbench;
           for (i = 0; i < 4; i = i + 1) begin
                                                                                                  reg [7:0] cin;
               xor (w[i], a[i], a[7-i]);
                                                                                                  wire out1, out2;
           end
           xor (w[5], w[0], w[1]);
                                                                                                  parity_8 parity (out1, out2, cin);
           xor (w[6], w[2], w[3]);
                                                                                          8
           xor (out1, w[5], w[6]);
                                                                                                  initial begin
   9
                                                                                          9
           not (out2, out1);
                                                                                         10
                                                                                                       cin = 8'b00000000;
 10
                                                                                         11
 11
       endmodule
                                                                                                      #10; cin = 8'b00100011;
 12
                                                                                         12
                                                                                                      #10; cin = 8'b10101001;
                                                                                         13
                                                                                                      #10; cin = 8'b10111101;
                                                                                         14
                                                                                                      #10; cin = 8'b11111111;
                                                                                         15
                                                                                                      #10; cin = 8'b11111110;
                                                                                         16
                                                                                                      #10; cin = 8'b01010111;
                                                                                         17
                                                                                                       #10; cin = 8'b00000010;
                                                                                         18
                                                                                                       #10; cin = 8'b00100100;
                                                                                         19
                                                                                                  end
                                                                                         20
                                                                                                                                                > zsh - lab11 + ∨ □ · · · · · ×
         OUTPUT
                DEBUG CONSOLE PROBLEMS GITLENS
TERMINAL
   −abhishek@hp in repo: COA/lab11 on 🏻 main [?] via V took 26ms

    ∨vp a.out
```

0 : input=000000000 even-parity=0 odd-parity=1

10 : input=00100011 even-parity=1 odd-parity=0

20 : input=10101001 even-parity=0 odd-parity=1

30 : input=10111101 even-parity=0 odd-parity=1

40 : input=11111111 even-parity=0 odd-parity=1

50 : input=11111110 even-parity=1 odd-parity=0

60 : input=01010111 even-parity=1 odd-parity=0

70 : input=00000010 even-parity=1 odd-parity=0

80 : input=00100100 even-parity=0 odd-parity=1