

lab10 > V and-3.v

```
1 module and_3(output out, input b, input c, input d);
2     wire w1;
3     and (w1, b, c);
4     and (out, w1, d);
5 endmodule
6
```

.../Programs/COA/lab10

```
abhishek@hp in repo: COA/lab10 on  main [?] via V took 21ms
└─> iverilog and-3-tb.v
```

```
abhishek@hp in repo: COA/lab10 on  main [?] via V took 35ms
└─> vvp a.out
```

```
0 : b=0 c=0 d=0 out=0
10 : b=0 c=0 d=1 out=0
20 : b=0 c=1 d=1 out=0
30 : b=0 c=1 d=0 out=0
40 : b=1 c=1 d=0 out=0
50 : b=1 c=1 d=1 out=1
60 : b=1 c=0 d=1 out=0
70 : b=1 c=0 d=0 out=0
```

```
abhishek@hp in repo: COA/lab10 on  main [?] via V took 18ms
└─> 
```

lab10 > V or-3.v

```
1 module or_3(output out, input b, input c, input d);
2     wire w1;
3     or (w1, b, c);
4     or (out, w1, d);
5 endmodule
6
```

.../Programs/COA/lab10

```
abhishek@hp in repo: COA/lab10 on  main [?] via V took 18ms
└─> iverilog or-3-tb.v
```

```
abhishek@hp in repo: COA/lab10 on  main [?] via V took 41ms
└─> vvp a.out
```

```
0 : b=0 c=0 d=0 out=0
10 : b=0 c=0 d=1 out=1
20 : b=0 c=1 d=1 out=1
30 : b=0 c=1 d=0 out=1
40 : b=1 c=1 d=0 out=1
50 : b=1 c=1 d=1 out=1
60 : b=1 c=0 d=1 out=1
70 : b=1 c=0 d=0 out=1
```

```
abhishek@hp in repo: COA/lab10 on  main [?] via V took 18ms
└─> 
```

lab10 > V not.v

```
1 module not_v (input a, output out);  
2   not (out, a);  
3 endmodule  
4
```

.../Programs/COA/lab10

```
abhishek@hp in repo: COA/lab10 on  main [?] via V took 18ms  
> iverilog not-tb.v
```

```
abhishek@hp in repo: COA/lab10 on  main [?] via V took 21ms  
> vvp a.out
```

```
0 : a=0 out=1  
10 : a=1 out=0
```

```
abhishek@hp in repo: COA/lab10 on  main [?] via V took 26ms  
> []
```

lab10 > V nand.v

```
1 module nand_v (output out, input a, input b);  
2     wire w1;  
3     and (w1, a, b);  
4     not (out, w1);  
5 endmodule  
6
```

.../Programs/COA/lab10

```
abhishek@hp in repo: COA/lab10 on  main [?] via V took 26ms  
> iverilog nand-tb.v
```

```
abhishek@hp in repo: COA/lab10 on  main [?] via V took 22ms  
> vvp a.out
```

```
0 : a=0 b=0 out=1  
10 : a=0 b=1 out=1  
20 : a=1 b=1 out=0  
30 : a=1 b=0 out=1
```

```
abhishek@hp in repo: COA/lab10 on  main [?] via V took 21ms  
> []
```

lab10 > V nor.v

```
1 module nor_v (output out, input a, input b);
2     wire w1;
3     or (w1, a, b);
4     not (out, w1);
5 endmodule
6
```

.../Programs/COA/lab10

```
abhishek@hp in repo: COA/lab10 on  main [?] via V took 21ms
└─> iverilog nor-tb.v
```

```
abhishek@hp in repo: COA/lab10 on  main [?] via V took 21ms
└─> vvp a.out
```

```
0 : a=0 b=0 out=1
10 : a=0 b=1 out=0
20 : a=1 b=1 out=0
30 : a=1 b=0 out=0
```

```
abhishek@hp in repo: COA/lab10 on  main [?] via V took 19ms
└─> []
```

lab10 > V xor.v

```
1 module xor_v(output out, input a, input b);
2     wire w1, w2, w3, w4;
3     not (w1, a);
4     not (w2, b);
5     and (w3, w1, b);
6     and (w4, a, w2);
7     or (out, w3, w4);
8 endmodule
9
```

.../Programs/COA/lab10

```
abhishek@hp in repo: COA/lab10 on ♻️ main [?] via V took 24ms
└─> iverilog xor-tb.v
```

```
abhishek@hp in repo: COA/lab10 on ♻️ main [?] via V took 20ms
└─> vvp a.out
```

```
0 : a=0 b=0 out=0
10 : a=0 b=1 out=1
20 : a=1 b=1 out=0
30 : a=1 b=0 out=1
```

```
abhishek@hp in repo: COA/lab10 on ♻️ main [?] via V took 18ms
└─> []
```

lab10 > V xnor.v

```
1 module xnor_v(output out, input a, input b);
2     wire w1, w2, w3, w4;
3     not (w1, a);
4     not (w2, b);
5     and (w3, a, b);
6     and (w4, w1, w2);
7     or (out, w3, w4);
8 endmodule
9
```

.../Programs/COA/lab10

```
abhishek@hp in repo: COA/lab10 on ♻️ main [?] via V took 22ms
└─> iverilog xnor-tb.v
```

```
abhishek@hp in repo: COA/lab10 on ♻️ main [?] via V took 36ms
└─> vvp a.out
```

```
0 : a=0 b=0 out=1
10 : a=0 b=1 out=0
20 : a=1 b=1 out=1
30 : a=1 b=0 out=0
```

```
abhishek@hp in repo: COA/lab10 on ♻️ main [?] via V took 20ms
└─> []
```

lab10 > V and-nor.v

```
1  module and_nor(output out, input a, input b, input c);
2      wire w1, w2, w3, w4, w5;
3      nor_v nor1(w1, a, a);
4      nor_v nor2(w2, b, b);
5      nor_v nor3(w3, w1, w2);
6      nor_v nor4(w4, w3, w3);
7      nor_v nor5(w5, c, c);
8      nor_v nor6(out, w4, w5);
9  endmodule
10
11 module nor_v (output out, input a, input b);
12     wire w1;
13     or (w1, a, b);
14     not (out, w1);
15 endmodule
16
```

.../Programs/COA/lab10

```
abhishek@hp in repo: COA/lab10 on  main [?] via V took 20ms
└─> iverilog and-nor-tb.v
```

```
abhishek@hp in repo: COA/lab10 on  main [?] via V took 23ms
└─> vvp a.out
```

```
0 : a=0 b=0 c=0 out=0
10 : a=0 b=0 c=1 out=0
20 : a=0 b=1 c=1 out=0
30 : a=0 b=1 c=0 out=0
40 : a=1 b=1 c=0 out=0
50 : a=1 b=1 c=1 out=1
60 : a=1 b=0 c=1 out=0
70 : a=1 b=0 c=0 out=0
```

```
abhishek@hp in repo: COA/lab10 on  main [?] via V took 21ms
└─> 
```


lab10 > V xor-nand.v

```
1 module xor_nand(output out, input a, input b);
2     wire w1, w2, w3;
3     nand_v nand1(w1, a, b);
4     nand_v nand2(w2, a, w1);
5     nand_v nand3(w3, b, w1);
6     nand_v nand4(out, w2, w3);
7 endmodule
8
9 module nand_v (output out, input a, input b);
10     wire w1;
11     and (w1, a, b);
12     not (out, w1);
13 endmodule
14
```

.../Programs/COA/lab10

```
abhishek@hp in repo: COA/lab10 on 📁 main [?] via V took 21ms
└─ iverilog xor-nand-tb.v
```

```
abhishek@hp in repo: COA/lab10 on 📁 main [?] via V took 23ms
└─ vvp a.out
```

```
0 : a=0 b=0 out=0
10 : a=0 b=1 out=1
20 : a=1 b=1 out=0
30 : a=1 b=0 out=1
```

```
abhishek@hp in repo: COA/lab10 on 📁 main [?] via V took 34ms
└─
```

lab10 > V half-adder.v

```
1 module half_adder_nand(output sum, output carry,input a, input b);
2     wire w1;
3     xor_nand xor1(sum, a, b);
4     nand_v nand1(w1, a, b);
5     nand_v nand2(carry, w1, w1);
6 endmodule
7
8 module xor_nand(output out, input a, input b);
9     wire w1, w2, w3;
10    nand_v nand1(w1, a, b);
11    nand_v nand2(w2, a, w1);
12    nand_v nand3(w3, b, w1);
13    nand_v nand4(out, w2, w3);
14 endmodule
15
16 module nand_v (output out, input a, input b);
17     wire w1;
18     and (w1, a, b);
19     not (out, w1);
20 endmodule
21
```

.../Programs/COA/lab10

```
abhishek@hp in repo: COA/lab10 on  main [?] via V took 34ms
), iverilog half-adder-tb.v
```

```
abhishek@hp in repo: COA/lab10 on  main [?] via V took 22ms
), vvp a.out
```

```
0 : a=0 b=0 sum=0 carry=0
10 : a=0 b=1 sum=1 carry=0
20 : a=1 b=1 sum=0 carry=1
30 : a=1 b=0 sum=1 carry=0
```

```
abhishek@hp in repo: COA/lab10 on  main [?] via V took 22ms
),
```

lab10 > V full-adder.v

```
1 module full_adder(sum,cout,a,b,cin);
2     output sum, cout;
3     input a, b, cin;
4     wire w1,c1,c2;
5     half_adder half1(w1, c1, a, b);
6     half_adder half2(sum, c2, w1, cin);
7     or(cout, c1, c2);
8 endmodule
9 module half_adder(sum,cout,a,b);
10    output sum, cout;
11    input a, b;
12    xor(sum, a, b);
13    and(cout, a, b);
14 endmodule
15
```

.../Programs/COA/lab10

```
abhishek@hp in repo: COA/lab10 on  main [?] via V took 22ms
) iverilog full-adder-tb.v
```

```
abhishek@hp in repo: COA/lab10 on  main [?] via V took 23ms
) vvp a.out
```

0	a=0	b=0	carry_in=0	sum=0	carry_out=0
10	a=0	b=0	carry_in=1	sum=1	carry_out=0
20	a=0	b=1	carry_in=1	sum=0	carry_out=1
30	a=0	b=1	carry_in=0	sum=1	carry_out=0
40	a=1	b=1	carry_in=0	sum=0	carry_out=1
50	a=1	b=1	carry_in=1	sum=1	carry_out=1
60	a=1	b=0	carry_in=1	sum=0	carry_out=1
70	a=1	b=0	carry_in=0	sum=1	carry_out=0

```
abhishek@hp in repo: COA/lab10 on  main [?] via V took 19ms
) 
```

```
1 module mux(output out, input d0, input d1, input d2, input d3, input s1, input s0);
2     wire n1, n0, w1, w2, w3, w4;
3     not (n1, s1);
4     not (n0, s0);
5     and_3 a0 (w1, n1, n0, d0);
6     and_3 a1 (w2, n1, s0, d1);
7     and_3 a2 (w3, s1, n0, d2);
8     and_3 a3 (w4, s1, s0, d3);
9     or_4 r0 (out, w1, w2, w3, w4);
10 endmodule
11
12 module and_3(output out, input b, input c, input d);
13     wire w1;
14     and (w1, b, c);
15     and (out, w1, d);
16 endmodule
17
18 module or_4(output out, input a0, input a1, input a2, input a3);
19     wire w1, w2;
20     or (w1, a0, a1);
21     or (w2, a2, a3);
22     or (out, w1, w2);
23 endmodule
24
```

.../Programs/COA/lab10

```
abhishek@hp in repo: COA/lab10 on & main [?] via V took 19ms
, iverilog mux-tb.v
```

```
abhishek@hp in repo: COA/lab10 on & main [?] via V took 21ms
, vvp a.out
```

```
0 : d0 = 0, d1 = 1, d2 = 1, d3 = 0, s1 = 0, s0 = 0, out = 0
10 : d0 = 0, d1 = 1, d2 = 1, d3 = 0, s1 = 0, s0 = 1, out = 1
20 : d0 = 0, d1 = 1, d2 = 1, d3 = 0, s1 = 1, s0 = 1, out = 0
30 : d0 = 0, d1 = 1, d2 = 1, d3 = 0, s1 = 1, s0 = 0, out = 1
50 : d0 = 1, d1 = 0, d2 = 0, d3 = 1, s1 = 0, s0 = 0, out = 1
60 : d0 = 1, d1 = 0, d2 = 0, d3 = 1, s1 = 0, s0 = 1, out = 0
70 : d0 = 1, d1 = 0, d2 = 0, d3 = 1, s1 = 1, s0 = 1, out = 1
80 : d0 = 1, d1 = 0, d2 = 0, d3 = 1, s1 = 1, s0 = 0, out = 0
```

```
abhishek@hp in repo: COA/lab10 on & main [?] via V took 24ms
,
```