|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **Table of Content** | | | | |
| **Table of Content** | | | | |
| **Index** | **Component** | **Default** | **Address** | **Page** |
| 1 | [chip1](#1.0) |  | 0x000 |  |
| 1.1 | [block4](#1.1.0) |  | 0x000 |  |
| 1.1.1 | [reggroup1](#1.1.1.0) |  | 0x000 |  |
| 1.1.2 | [reg1](#1.1.2.0) | 0x00000000 | 0x028 |  |
| 1.2 | [block1](#1.2.0) |  | 0x1B8 |  |
| 1.2.1 | [reggroup1](#1.2.1.0) |  | 0x1B8 |  |
| 1.2.1.1 | [reg1](#1.2.1.1.0) | 0x00000000 | 0x1B8 |  |
| 1.2.1.2 | [reg2](#1.2.1.2.0) | 0x00000000 | 0x1BC |  |
| 1.2.2 | [reg1](#1.2.2.0) | 0x00000000 | 0x1C0 |  |
| 1.2.3 | [block2](#1.2.3.0) |  | 0x1C4 |  |
| 1.2.3.1 | [reggroup1](#1.2.3.1.0) |  | 0x1C4 |  |
| 1.2.3.1.1 | [reg1](#1.2.3.1.1.0) | 0x00000000 | 0x1C4 |  |
| 1.2.3.1.2 | [reg2](#1.2.3.1.2.0) | 0x00000000 | 0x1C8 |  |
| 1.2.3.2 | [reg1](#1.2.3.2.0) | 0x00000000 | 0x1CC |  |
| 1.3 | [block3](#1.3.0) |  | 0x1D0 |  |
| 1.3.1 | [reggroup1](#1.3.1.0) |  | 0x1D0 |  |
| 1.3.1.1 | [reg1](#1.3.1.1.0) | 0x00000000 | 0x1D0 |  |
| 1.3.1.2 | [reg2](#1.3.1.2.0) | 0x00000000 | 0x1D4 |  |
| 1.3.2 | [reg1](#1.3.2.0) | 0x00000000 | 0x1D8 |  |

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 1.0 | | | chip1 | | chip |  |
| offset | 0 | external | |  | size | 476 |
|  | | | | | | |
|  | | | | | | |
|  | | | | | | |

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 1.1.0 | | | block4 | | block |  |
| offset | 0 | external | |  | size | 44 |
|  | | | | | | |
|  | | | | | | |
| {count=10} | | | | | | |

|  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 1.1.1.0 | | | | reggroup1 | | | mem | | |  |
| offset | 0 | depth | 10 | | width | 32 | | default | 00000000000000000000000000000000 | |
|  | | | | | | | | | | |
|  | | | | | | | | | | |
| {type=mem;external=true;memwidth=32;count=10;max\_reg\_size=32} | | | | | | | | | | |

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 1.1.2.0 | | | | | | | | reg1 | | | | | reg32 | |  |
| offset | | 40 | external | | |  | | | size | | 32 |  | |  | |
|  | | | | | | | | | | | | | | | |
|  | | | | | | | | | | | | | | | |
|  | | | | | | | | | | | | | | | |
| bits | name | | | s/w | h/w | | default | | | description | | | | | |
| 15:0 | f1 | | | ro | rw | | 0x0 | | |  | | | | | |
| 31:16 | f2 | | | ro | rw | | 0x0 | | |  | | | | | |

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 1.2.0 | | | block1 | | block |  |
| offset | 440 | external | |  | size | 24 |
|  | | | | | | |
|  | | | | | | |
|  | | | | | | |

|  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 1.2.1.0 | | | | reggroup1 | | | section | |  | |
| offset | 0 | external |  | | repeat |  | | size | | 8 |
|  | | | | | | | | | | |
|  | | | | | | | | | | |
| {max\_reg\_size=32} | | | | | | | | | | |

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 1.2.1.1.0 | | | | | | | | reg1 | | | | | reg32 | |  |
| offset | | 0 | external | | |  | | | size | | 32 |  | |  | |
|  | | | | | | | | | | | | | | | |
|  | | | | | | | | | | | | | | | |
|  | | | | | | | | | | | | | | | |
| bits | name | | | s/w | h/w | | default | | | description | | | | | |
| 15:0 | f1 | | | rw | rw | | 0x0 | | | {next=reg2.f2} | | | | | |
| 31:16 | f2 | | | rw | rw | | 0x0 | | | {next=reg2.f1} | | | | | |

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 1.2.1.2.0 | | | | | | | | reg2 | | | | | reg32 | |  |
| offset | | 4 | external | | |  | | | size | | 32 |  | |  | |
|  | | | | | | | | | | | | | | | |
|  | | | | | | | | | | | | | | | |
|  | | | | | | | | | | | | | | | |
| bits | name | | | s/w | h/w | | default | | | description | | | | | |
| 15:0 | f1 | | | rw | rw | | 0x0 | | | {next=reg1.f1 && reg1.f2} | | | | | |
| 31:16 | f2 | | | rw | rw | | 0x0 | | |  | | | | | |

|  |
| --- |
| End RegGroup |

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 1.2.2.0 | | | | | | | | reg1 | | | | | reg32 | |  |
| offset | | 8 | external | | |  | | | size | | 32 |  | |  | |
|  | | | | | | | | | | | | | | | |
|  | | | | | | | | | | | | | | | |
|  | | | | | | | | | | | | | | | |
| bits | name | | | s/w | h/w | | default | | | description | | | | | |
| 15:0 | f1 | | | ro | rw | | 0x0 | | |  | | | | | |
| 31:16 | f2 | | | ro | rw | | 0x0 | | |  | | | | | |

|  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 1.2.3.0 | | | | block2 | | | section | |  | |
| offset | 12 | external |  | | repeat |  | | size | | 12 |
|  | | | | | | | | | | |
|  | | | | | | | | | | |
| {type=subblock;refnodetype=section} | | | | | | | | | | |

|  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 1.2.3.1.0 | | | | reggroup1 | | | section | |  | |
| offset | 0 | external |  | | repeat |  | | size | | 8 |
|  | | | | | | | | | | |
|  | | | | | | | | | | |
| {max\_reg\_size=32;context=block2} | | | | | | | | | | |

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 1.2.3.1.1.0 | | | | | | | | reg1 | | | | | reg32 | |  |
| offset | | 0 | external | | |  | | | size | | 32 |  | |  | |
|  | | | | | | | | | | | | | | | |
|  | | | | | | | | | | | | | | | |
|  | | | | | | | | | | | | | | | |
| bits | name | | | s/w | h/w | | default | | | description | | | | | |
| 15:0 | f1 | | | rw | rw | | 0x0 | | | {next=reg2.f2} | | | | | |
| 31:16 | f2 | | | rw | rw | | 0x0 | | | {next=reg2.f1} | | | | | |

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 1.2.3.1.2.0 | | | | | | | | reg2 | | | | | reg32 | |  |
| offset | | 4 | external | | |  | | | size | | 32 |  | |  | |
|  | | | | | | | | | | | | | | | |
|  | | | | | | | | | | | | | | | |
|  | | | | | | | | | | | | | | | |
| bits | name | | | s/w | h/w | | default | | | description | | | | | |
| 15:0 | f1 | | | rw | rw | | 0x0 | | | {next=reg1.f1 && reg1.f2} | | | | | |
| 31:16 | f2 | | | rw | rw | | 0x0 | | |  | | | | | |

|  |
| --- |
| End RegGroup |

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 1.2.3.2.0 | | | | | | | | reg1 | | | | | reg32 | |  |
| offset | | 8 | external | | |  | | | size | | 32 |  | |  | |
|  | | | | | | | | | | | | | | | |
|  | | | | | | | | | | | | | | | |
|  | | | | | | | | | | | | | | | |
| bits | name | | | s/w | h/w | | default | | | description | | | | | |
| 15:0 | f1 | | | ro | rw | | 0x0 | | |  | | | | | |
| 31:16 | f2 | | | ro | rw | | 0x0 | | |  | | | | | |

|  |
| --- |
| End RegGroup |

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 1.3.0 | | | block3 | | block |  |
| offset | 464 | external | |  | size | 12 |
|  | | | | | | |
|  | | | | | | |
|  | | | | | | |

|  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 1.3.1.0 | | | | reggroup1 | | | section | |  | |
| offset | 0 | external |  | | repeat |  | | size | | 8 |
|  | | | | | | | | | | |
|  | | | | | | | | | | |
| {max\_reg\_size=32} | | | | | | | | | | |

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 1.3.1.1.0 | | | | | | | | reg1 | | | | | reg32 | |  |
| offset | | 0 | external | | |  | | | size | | 32 |  | |  | |
|  | | | | | | | | | | | | | | | |
|  | | | | | | | | | | | | | | | |
|  | | | | | | | | | | | | | | | |
| bits | name | | | s/w | h/w | | default | | | description | | | | | |
| 15:0 | f1 | | | ro | rw | | 0x0 | | |  | | | | | |
| 31:16 | f2 | | | ro | rw | | 0x0 | | |  | | | | | |

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 1.3.1.2.0 | | | | | | | | reg2 | | | | | reg32 | |  |
| offset | | 4 | external | | |  | | | size | | 32 |  | |  | |
|  | | | | | | | | | | | | | | | |
|  | | | | | | | | | | | | | | | |
|  | | | | | | | | | | | | | | | |
| bits | name | | | s/w | h/w | | default | | | description | | | | | |
| 15:0 | f1 | | | ro | rw | | 0x0 | | |  | | | | | |
| 31:16 | f2 | | | ro | rw | | 0x0 | | |  | | | | | |

|  |
| --- |
| End RegGroup |

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 1.3.2.0 | | | | | | | | reg1 | | | | | reg32 | |  |
| offset | | 8 | external | | |  | | | size | | 32 |  | |  | |
|  | | | | | | | | | | | | | | | |
|  | | | | | | | | | | | | | | | |
|  | | | | | | | | | | | | | | | |
| bits | name | | | s/w | h/w | | default | | | description | | | | | |
| 15:0 | f1 | | | ro | rw | | 0x0 | | |  | | | | | |
| 31:16 | f2 | | | ro | rw | | 0x0 | | |  | | | | | |