

Nitish Kumar Srivastava

Apt 5G, 319 Highland Road, Ithaca, NY

nks45@cornell.edu

<https://nitish2112.github.io/>

EDUCATION	<p>Ph.D. candidate, ECE, Cornell University <i>Aug'14-present</i> Advisors: Prof. David Albonesi & Prof. Zhiru Zhang GPA: 4.04/4.0</p> <p>B.Tech, EE, Indian Institute of Technology, Kanpur <i>July'10-May'14</i> Institute Rank 1, GPA: 10/10</p>
RESEARCH	<p>Versatile Accelerator for Dense and Sparse-Dense Tensor Computations <i>Oct'17</i> <i>Under Dr. David Albonesi, Dr. Zhiru Zhang and Dr. Christopher Batten, ECE, Cornell University</i></p> <ul style="list-style-type: none">• Co-designed storage format and hardware accelerator for sparse and dense tensor algebra.• Implemented the hardware architecture in gem5 for cycle-level simulations.• Implemented the design in RTL using PyMTL and synthesized for area and energy analysis. <p>Operation Dependent Frequency Scaling using Desynchronization <i>June'15</i> <i>Under Dr. Rajit Manohar, ECE, Cornell University</i></p> <ul style="list-style-type: none">• Designed efficient clock network using asynchronous handshakes to dynamically scale the frequency.• Enabled fine-grained frequency scaling of processor based on dynamic instruction stream.• Used RISC-V rocket chip developed at U.C. Berkely to demonstrate the proposed methodology. <p>Accelerating Face Detection on Programmable SoC Using HLS <i>Jan'15</i> <i>Under Dr. Zhiru Zhang, ECE, Cornell University</i></p> <ul style="list-style-type: none">• Designed accelerator for Viola Jones face detection algorithm using High Level Synthesis.• Achieved a frame rate of more than 30 fps suitable for realtime applications.• Provided a realistic benchmark with sufficient complexity to stress state-of-the-arts HLS tools.• Open sourced the design for HLS community. <p>Study of Resiliency in Asynchronous Pipelines under Variability <i>May'13</i> <i>Under Dr. Peeter Beerel, ECE, University of Southern California</i></p> <ul style="list-style-type: none">• Analyzed the variability effects on basic Asynchronous pipeline architectures and characterized them.• Modelled the effects of delay variations on cycle time using probabilistic methods.• Appeared in one of the keynote lectures give by my advisor in Japan <p>Dynamic Power Allocation Algorithm in Multi-beam Satellites <i>May'12</i> <i>Under Dr. Ajit Chaturvedi, EE, Indian Institute of Technology, Kanpur</i></p> <ul style="list-style-type: none">• Invented an efficient power allocation algorithm for broadband multi-beam satellites.• Provided flexibility in obtaining a trade-off between performance and computational complexity.• Showed the capability of the algorithm to yield optimum solution under many circumstances.
INDUSTRY	<p>Spatial Compiler for Accelerating Dense Tensor Computations on FPGA <i>July'18</i> <i>Under Dr. Hongbo Rong, Intel Parallel Computing Lab, Dr. Zhiru Zhang, ECE, Cornell University</i></p> <ul style="list-style-type: none">• Created a language and compiler for generating spatial hardware for dense tensor computations.• SGEMM design with just 10 lines of code matches performance of Intel IP.• Shown 88-110% performance compared to hand-written ninja implementations of various workloads.• Created backends for both Intel FPGAs via Opencl and Intel research CGRA.
COURSE PROJECTS	<p>Pointer-Chase Prefetcher for Linked Data Structures <i>Mar'15</i></p> <ul style="list-style-type: none">• Designed the hardware for Linked Data Structure prefetcher in Verilog.• Extended the ISA to support compiler hints to prefetch graph nodes into the cache.• Evaluated the design for power, energy and performance by passing it through the ASIC tool-flow.

PUBLICATIONS	<ul style="list-style-type: none"> • sCISsoRbox: Versatile Accelerator for Dense and Sparse-Dense Tensor Computations Nitish Srivastava, Hanchen Jin, Shaden Smith, Hongbo Rong, David Albonesi, Zhiru Zhang to be submitted to International Symposium on High-Performance Computer Architecture (HPCA) • T2S-Tensor: Productively Generating High-Performance Spatial Hardware for Dense Tensor Computations Nitish Srivastava, Hongbo Rong, Prithayan Barua, Guanyu Feng, Huanqi Cao, Zhiru Zhang, David Albonesi, Vivek Sarkar, Wenguang Chen, Paul Petersen, Geoff Lowney, Adam Herr, Christopher Hughes, Timothy Mattson, Pradeep Dubey International Symposium on Field Programmable Custom Computing Machines (FCCM), 2019 • Operation Dependent Frequency Scaling using Desynchronization Nitish Srivastava and Rajit Manohar, IEEE, Transactions on VLSI systems (TVLSI), 2019 • Rosetta: A Realistic HLS Benchmark Suite for Software Programmable FPGAs Yuan Zhou, Udit Gupta, Steve Dai, Ritchie Zhao, Nitish Srivastava, Hanchen Jin, Joseph Featherston, Yi-Hsiang Lai, Gai Liu, Gustavo Angarita Velasquez, Wenping Wang, Zhiru Zhang International Symposium on Field Programmable Gate Arrays (FPGA), 2018 • Accelerating Face Detection on Programmable SoC Using C-Based Synthesis. Nitish Srivastava, Steve Dai, Rajit Manohar and Zhiru Zhang International Symposium on Field Programmable Gate Arrays (FPGA), 2017 • Flexible and dynamic power allocation in broadband multi-beam satellites. Nitish Srivastava, and A. K. Chaturvedi IEEE Communications Letters, 2013 		
PATENTS	Operation Dependent Frequency Scaling using Desynchronization (under process)		
PAPER REVIEW	<ul style="list-style-type: none"> • IEEE Transactions on Circuits and Systems-I (TCAS-I) 7 papers reviewed (6 direct invitations, 1 referred by advisor) • IEEE transactions on Circuits and Systems-II (TCAS-II) 5 papers reviewed (all direct invitations) • ACM Transactions on Design Automation of Electronic Systems (TODAES) 1 paper reviewed (referred by advisor) • ACM Transactions on Architecture and Code Optimizations (TACO) 1 paper reviewed (direct invitation) 		
SELECTED AWARDS	<ul style="list-style-type: none"> • Selected as a Cornell Fellow in 2014 for outstanding academic performance. • President's Gold Medal for best academic performance in the graduating batch, 2014. • Proficiency Medal and Pratik Mishra Gold Medal for the best performance in ECE 2014. • Awarded Viterbi scholarship (20 selections all over India) in 2013. • Selected for Indo-German Winter Academy'12 (total 15 selections all over India). • Selected for SURGE-2012 research program at IIT Kanpur. • All India Rank (AIR) 364(99.99 percentile) in IIT JEE'10. • District Topper in Intermediate examination (CBSE board) in 2010. 		
TECHNICAL SKILLS	Hardware Gem5, Verilog, Vivado HLS, Altera Opencl, BlueSpec, Synopsys CAD tools Software Halide, Tensorflow, PyTorch, C, C++, Python, OpenMP, MPI, CUDA, Opencl		
RELEVANT COURSES	Computer Architecture Parallel Computing	Operating Systems Analysis of Algorithm	Compilers Machine Learning