A hard processor come has dedicated silieon on the FPGA. This allows it to operate with a core frequency.

A benefit it provides is that it exists in an environment where the sorrounding peripherals can be customized for the applicat.

#### x Soft core

A soft core processor is one that is implemented entirely in the logic primiting of an FPGA. And book of this implementation it will not operate at the speeds like hard core

It's appropriate for a simple systems like GIPO (Gon purpose I/O). Also fits in a complex system if an os is incorporated

" IC Technology & Design Technology."

\* Car

\* Cell Phone

\* Steel plant

1. Single IC or multiple.

\* Acroplane

2. System on chip.

# Top down durign

a few analog ICs.

# Bottom - up duriga -> (very simple digital)


# Mixed mode (Top down & Bottom up)

## #IC Design:

I. Full custom Design [Concerns. Time 8]

2. Semi custom Design a. Standard cul. . .

6. Gate array. 3. FPGA based design CPLB based designs.



Fri 21.03.2014

(

alus do operation operation Instruction

NOT A

4-3

A+1

A-1

Pass

A+B

A-B

Incoment

Decrement

0

0

0

Pan A to 99

non ALU Instrue

NOT A.

ADD A, 874

SUB, A, TTY

INC A.

DEC A

Control Word:

Number	eg.	ADA	4,011
-	1		75011

anuxed I muxedo accure rust noture refadez notados notados shuselz duelle duselo shiftered, shifteredo outer.

# eg, ADD A.100.

0 1 0 0

#### eg\_ mov 100, A.

0 1 0 0

## Shifter:

ALU

alusel 2

0

0

0

alusels

0

0

sel 1	Sc( 0	Instruction
0	0	Pars.
0	1	SHFLA.
11	0	SHERA.
1	t	ROTE A.

# Instrumentation Set:

1. Data movement. @

2. Jump instruction. @

3 ALU 4 (18)

4 In/out instruction 0

PC= aaaaaa

if (A==0) then PC=aaaaaa

if (A==0) then PC=aaaaaa

if (A==+ve) then PC=aaaaaa

if A=+ve gand snum =01then.

if sio then PC=PC+mmm

#### ALU Instruction:

AND	A.m	1010 om
OR	A.m	lonom
		11000 m
SUB	A, m	Holom
NOT	A	410 000
INC	A	1110 0001
EC	1.	1100010
HFL	Λ	1100011
HFR	A	110 0100
TR	A	(110 010)

Control Unit:

Design form for the CU which will barically cycle through -

four main states:

- i) reset
- ii) fetch
- iii) Decode &
- iv) Execute.
- i) Reset: -> fsm will start from reset state.

  -> when in ruset state, it will initialize
  all the control signals & working variables.

variables: PC - prog. counter.

IR - Instruction register.

State - State variable.

-> The content that is stored in the IR is decoded according to the encoding that is assigned to the instructions.

-> case (ppcode)

-> look up table -> encoding.

-> execution state.

#### ir) Execution:

- It sets up the control word which asserts the datapath to carry out the execution.

-> Each instruction has its own execute

-> Control word.

-> At the end of execute state, FSM goes back to fetch state & the cycle repeates for the next instruction.

ARM (Acoren RISC Machine): England.

JEMI -> 25,000 treams -> 6MHZ.

ARM2 -> 30,000 trans 32 bit data bus. 26 bit address buy. 16 no. f 32 bit register.

#Advanced Features ? (Book: ARM Developer guide)

I Thumb: - 62 bit processor It works in 16 bit only,

MMU MPULCASH :

iii Debug Interface.

IN ICE (In Circuit Emulator)

I Fast multiplier.

MEnhanced DSP Instructions.

M La Zelledata byte operation - 8 bit.

[VIII] Floating point operation.

[ix syntherizable .: - RTL code with licenses extentions & modifications are possible.


\* Nomenclature of ARM:

family. May 2 Thump Debug Multiplier ICE Enhanced JAVA Floring 7.8-9-10 MPU cache. Thump interface. DSP Institute 2011 institute.

# Signextanded Froad. Register File Rd. 10-17:5 ALU Address fegister Increamenter

[Baric Architecture of ARM Processors]

Address.



# Registers in ARM core

i) Active Register 'are of 32 bit size.

ii) 18 active registers: - 16 date registers,

2 processor status register.

II) 3 register assigned to a particular task.

IC13 - stack pointer - stores the head of the stack.

the return address whenever it calls a submatio.

the address of the next instruction to be fetched by the processor.

2 program status register.

(accord programmed status register)

( Saved u u

current status Preogram Status Register:

-> une opsie to monitore 2 control internal
operations.

-> 32 bit register.

1714

145

CPSK

31 30 29 28 27 24 24 24 24 26 32 No 2 CV Q Per J. Peserved. 1 F T mode.

| Status | Extension I microral ross. 1 | Status | Extension I microral ross. 2 6, 23 1615 7. Control. 3

6-F & F=1 disable FIQ interrupts (Fasificial interrupt Percent)

F-I J:1 disables IRQ interrupts
(Interrupt Request)

=51=1 Jave execution instruction.

a = saturation Flag. (QADA). c = Overflow flag - unsigned overflow for addition.

V= overflow flag: - signed addition.

Z= zero flags if the result is zero.

N= Negatine. flag -> 31 = MSB aff.

# Saved Preogram Status Registers.

P) For exceptions and interruptions.

2) tow when an exception occurs, the corresponding spsp saves the copsp value into it!

So as to restricte it an netwring to the previous made.

B) Usez mode dres not have SPSR.

Processor mode?

Preivillage mode - full readjustite access of

mon-pravilleged mode - Read access to the control field and read/write of the flag field.

> 6. -> Abort - when failed attempt to access memory -> FIQ -> High priority interrupts

-> IRQ > Low "

-> supervisor-Processor is after next & o. s wind

-> system -sallows full R/W of epsR.


-> cendefred s procusos encounters an

instruction that is undefined from not supposited.

# Banked Registers in ARM: Core | Processor modes.

= CPSR

-> 20 Tea -> ring are dedicated for modes.



Eq. internegt originst made.

If made is changed, a banked register
from new mode will replace by an
existing register.

In I instructions -> Tris -in, The irg.

Forces a mode change?

- i) register changes to banked registers.
- is) It contains the stack pointer for I Ra-148-IRa
- in) It is notion address for IRO. The TRA.

- status negister. Stores the previous medes coper.
- special return instruction is used that restore original eger from the SPER-IPA. I burned register in the 1713.3 Pry.

ARM Cone: 31.03. 2014

31.03. 2014

37 registers (20+16+1) SPSR.

Mode	Abreviation	Previlleged	Mode [4:0]
Abort	abt	yes	10111
F19.	F12	Yes	10001
189	IRZ.	yes	10010
		- yes	10011
Superevisor	- < YS	yes	11111
System		yes	11011
Undefined Usez	Und	to	10000

crec=m2Qvqjife.svc [ ]

(sn/2/-) (mall flag.
on zerq. C=1 is set to 1.

⇒32-ARM Core. State Instruction:

Jazelle. ARM THUMB 16-bit 32-67+ . 30 34 58 no yzehei - troter

Exceptions, interrupts of the vector table.

vectore table:

Exception/Interrupt

Shorthand Address Mem. Jer"
RESET 0x00000000

(fower is applied) initialise

2. Undefined Instruction

UNDEF 0 x 000000004

Concusor wont deade an instruction)

3. Software interrupt.

SWI

(swi -) instruction.)

0x00000008.

4. Prefetch alway. (procession allempts to fetch an instruction from an address without correct permission)

5. Data about.

#02.04.14 & 3.4.14 lectures are at the Monday

# Multiple Register Transfer.

-> lood store multiple instructions can transfer multiple registers tron memory and the processor in a single instruction

PABT

000000002.

-> base address. (Rn) -> point to a memory location

-> Stacks.

syntax: - (LIMISTM > { cond} ( addressing mode)

Rn 11/, < negisters>>>)

LDM: bod multiple registers.

STM\_Stare u.

Addressing mode Description Start addres Endade & Indade & Indade

LDM . IA 161 . } 12, - 13}

Pre: mem 32 [0x80018] = 0x03

mem 32 [0x80014] = 0x02.

mem 32 [0x80010] = 0x01

Ro = 0x 00080010.

74 = 0 × 000000000

762 = 0 × 00000000

73 = 0 × 00000000

CX 89016	000000004
0×80018	0 × 00000003
0 × 80014	0 x 0000000 2
0 × 800 10	0×00000004
0×8000 6	0 X00000000

wed 02.04.14

movs ro, 81, LSL#1 supdate status.

70 = 0×00000000 Y<sub>1</sub> = 0×00000004

CPSR=nzCvqiFt\_user Scarry high., others small (100) After company the instruction.

Post = 0x 0000 0068.

Arithmetic Instructions:

Reverse suctionat

Rd = Rd - N-!c

ADC ADD ESB RSC SBC SUB.

Rd = N-Rs-!c

Rd = Rn + N + Carry Dopical Shift left.

Log / Imm / RS LS L41

Pre cps = m2 CvqiFt - USFR.

M= 0 x 0000 0001

SUBS N, N2, #1.

Post. TI = 0 × 0000 0000 CPSR = mZcarqiFt - USFR

Logical Instructions:

Syntax: <instruction> > > <instruction> > <ins

# Comparision Instruction:

CMN-Compare Negative-Flagg set as a result of Rn-(-N)

CMP-Compare Flags set as a result of Fn-N.

# Multiply Instruction:

Syntax - MLA { cond } As} Rd, Rm, Re, En.
MUL { cond} { St Rd, Rm, Re.

MLA = Multiply & accumulate. Rd = Rm \* Rs + Rn.
MUL = Multiply = Rd = Rm \* Rs.

## Long Multiplication:

SMLAL Signed. long [Rdhi; Rdlo] = fdH, Rdlo+
SMULL
UMLAL Unungud - . long
UMULL

# Branch Instruction:

B = Branch.

BL = Branch with link.

Bx = Branch exchange

BLX = Branch exchange with link

LDR ro, [71, #0]. STR ro, [7]


# Modes of Addressings

- 1 Pre-index with write back LAR re, [ri, #4]!
- @ Pre-Index LDR ro, [71, #4].
- 3 Post Index LDR 80, [4], 44

SMPS - Lab DC TV Microwone (pgv) or (5.0001v) + It has to be accurate.

with FPGA based design it may not be possible to achieve achieve the exact accertacy dem - anded by the customers.


Pros: [ Overnight Design.



CLB (Configurable logic Block): f(x, y, x) = ny + z' (18ch rb) \* wing there look up Table, table all the calculations are made. And this is done in a offline made. LUT/ slogic cell. Stices of logic culy! multiple of logic cells. LOGIC BLOCK. LB. LB (Multiple logic)

DFF

Hardware Software co-simulation:



check points:

I. Check with the specs that are actually complied to the user requirements.

2. Check for simulation results of both


HW & SW = seperately.

3 Verification should be done after inter -gration.

s/w simulation -> c/c++.

HW " -> HDL (Hardware Description)

#Emulator: Shows a characteristics that is very similar to that of the original device.



El Low Power Design in Embedded systems:

1. Recharging.

2. Size (battery tech. has not scaled up as owr vist tech.)

3. Power down mode.

4. I/O Devices. 5. Speed of operation.

> P=cvf, if f1 -> P1.

1 Power loss due to

1. Switching power

2. Priver loss during power ON state or OFF state. -> depends on Device characteristics.

[] Single Purpose Processal & -> ex: GCD.

[ii] Cyeneral Purpose Processor.

[ + For single Purpose Processor will be taught from

And it consists of i) datapath - (storing, manipulational tasks.

[Moving data through] = ii) Controller. ALU/shift.

The datapath | "") Memony RAM/ROM.

CU de memory.

\* Differences blue GPP & SPP :

[] GPP does variety of computation where

a SPP does only specific computation.

(1) for a SPP no memory is required but GPP does have memory to stone the variety of computation.

Advantage of SPP:

[] Performance can be faster.

[ii] Smaller in eize

[iii] Prwer consumption is less.

\* Dis-adv:

Il cost is higher.

I Flexibility is less.

SPP. Convert a computation task into a spp.

2. Convert the program (functionality) into a campus state diagram.

int x,y;

while (!90\_i);

X = x.i;

y = y\_i;

while (x,y)-7;

if (

d-0=x;

cg, x=13., y=5 x=8, y=5 x=3, y=5 x=3, y=5 x=3, y=2 x=1, y=2 x=1, y=1

Terminology:


a) Assignment statement.

[a = b]


[next st.]

b) loop statement


Les Next pages.



## c) breamch statement:



# FSMD Dlogram for the given program:




1 Divide the functionality into datapath:

Create a register for any declared variable.

1.13 × 3 ×.

and also create register for all ofp

d\_0;



2 - sub I - comparator I - comp Inequality.

[3] connect points, registers, functional cenit

[4] Give an unique name (identifier) to all 1/p, 9/ps.

a spp: Optimization

Fr. 14-03-2014

1. Algorithm

2. FSMD

3. Datapath

4. State (FSM)

(Time complexity)

(space complexity

I Algorithm: Analyzes the no of computation of size of variables, is being used in the algo.

int 2.y, R;

while (1)

cohile (190-i):

if (x-i>=y-i)

\[
\alpha = x-i; y=y-i; \alpha \\


\alpha = y-i; y=x-i; \alpha \\


\alpha = y'. y;

\alpha = x'. y;

\a

1.0; if n=42 & y=8 then,





Scheduling: The task of assyning aperations from original program to etates of FEMD.

\* Asign: Do the soda machine problem.

[3. Datapath - One to One mapping.

1. RTZ

Note: Instead of wing 3 multipliers, we can we (1) I multiplier & I register.
(1) I multiplier & I register.

Speed will be less but the cost will be less as well booz we use I multiplier instead of 3. Pipelining can also be used.

(2) We can use I substractor got register on place of & MUX instead of 2 substractors.

[cert] speed]

4. FSM: State Dlagram.
State Table.
State encoding.
State minimization

GPP: General Purpose Processor Design:

Does variety of compution.

8 bit -> MPU

→ D.P → Memory & ROM.

日 Factors to decide GPP:-

[ First Define its instruction set.

2 How the instructions are encoded &

13 How many instructions do we want ? What are those ?

14 what Opcode do we arright to each instruction

[5] How many lits do we use to encode an instruction)

1 Instruction

[i] Datapath

- I what functional units do we need?
- 2. How many registers do we need?
- 3. Do we use a single registers file.

4. How the different units are connected together (MUX)

## 3. Control Unit: (cu)

-> It asserts the control signals to the

-> FSM -> @ Fetch an instruction

@ Decode the instruction.

@Execute the instruction.

the operation.

8-6:4 MPU:

