

J.d.

* Hard core!

A hard processor core has dedicated silicon on the FPGA. This allows it to operate with a core frequency.

A benefit it provides is that it exists in an environment where the surrounding peripherals can be customized for the application.

* Soft core!

A soft core processor is one that is implemented entirely in the logic primitives of an FPGA. And because of this implementation it will not operate at the speeds like hard core.

It's appropriate for a simple systems like GPIO (Gen purpose I/O). Also fits in a complex system if an OS is incorporated.

AFTER MIDSEM

06.03.14.
THU.

" IC Technology & Design Technology "

- * Car
 - * Cell Phone
 - * Aeroplane
 - * Steel plant
1. Single IC or multiple.
2. System on chip.

Top down design


Bottom-up design

→ a few analog ICs.
(very simple digital designs)

Mixed mode (Top down & Bottom up)

IC Design:

1. Full custom Design
 2. Semi custom Design
 - a. Standard cell.
 - b. Gate array.
 3. FPGA based design CPLD based designs.
- [Concerns Time & Money.]



ALU

alusel2	alusel1	alusel0	operation name	operation name	Instruction.
0	0	0	Pass	Pass A to op	non ALU Instruc.
0	0	1	AND	A AND B	AND A, rrr
0	1	0	OR	A OR B	OR A, rrr
0	1	1	A'	NOT A	NOT A
1	0	0	A+B		ADD A, rrr
1	0	1	A-B	A-B	SUB, A, rrr
1	1	0	Increment	A+1	INCA.
1	1	1	Decrement	A-1	DEC A

Shifter:

sel 1	sel 0	Instruction.
0	0	Pass.
0	1	SHFLA.
1	0	SHFLA.
1	1	ROTR A.

Control Word:

Number eg: ADD A, 011

mixed1 mixed0 accwz rst rfwz rfdaz2 rfdadd2 rfdadd0 alusel2 desel1
 0 0 0 0 0 0 1 1 1 0
 alusel0 shifter sel, shifter sel0 outel.
 0 0 0 0

eg. ADD A, 100

0 1 1 0 0 1 0 0 0 0
 0 1 0 0

eg. MOV 100, A.

0 1 1 0 1 0 1 0 0 0
 0 1 0 0

Instrumentation Set:

1. Data movement (5)
 2. Jump instruction (8)
 3. ALU (10)
 4. In/out instruction (2)
- 25

Instruction Encoding.
Data movement instruction. operation/Comment.
LDA A, m 0001 0 m Load accumulator/Transferring
STA m, A 0010 0 m Load register from accumulator
LDM aaaaaa, A 0010000 0000000 Load memory " "
STM aaaaaa, A 0100000 0000000
~~LDA~~ LDI A, iiii 0100000 0000000

PC = aaaaaa

if (A == 0) then PC = aaaaaa

if (A != 0) then PC = aaaaaa

if (A == +ve) then PC = aaaaaa

if A = +ve & and sum = 0 then "

if s = 0 then PC = PC + mmm

ALU Instruction:

AND A, m	1010 0 m
OR A, m	1011 0 m
ADD A, m	1100 0 m
SUB A, m	1101 0 m
NOT A	1110 000
INC A	1110 0001
DEC A	1110 0010
SHFL A	1110 0011
SHFR A	1110 0100
ROTR A	1110 0101

Control Unit:

Design fsm for the CU which will basically cycle through -

four main states:

- i) reset
- ii) ifetch
- iii) Decode &
- iv) Execute.

i) Reset: → fsm will start from reset state.

→ when in reset state, it will initialize all the control signals & working variables.

variables: PC - prog. counter.


IR - Instruction register

state - state variable.

→ content of memory will be loaded in this state.

ii) Fetch:

a) The memory content of the location pointing to PC is loaded in the IR.



→ PC = PC + 1 → to prepare it for fetching instructions

→ JNP → (PC)

iii) Decode:

→ The content that is stored in the IR is decoded according to the encoding that is assigned to the instructions.

→ Case (opcode)

→ Look up table → encoding.

→ execution state.

ii) Execution:

→ It sets up the control word which asserts the datapath to carry out the execution.

→ Each instruction has its own execute state.

→ Control word.

→ At the end of execute state, FSM goes back to fetch state & the cycle repeats for the next instruction.

ARM (Acorn RISC Machine): England.

ARM1 → 25,000 trans → 6 MHz.

ARM2 → 30,000 trans

32 bit data bus.

26 bit address bus.

16 no. of 32 bit registers.

Advanced Features? (Book: ARM Developer guide)

[I] Thumb:- 32 bit processor. It works in 16 bit only.

[ii] MMU/MPU/CASH:

[iii] Debug Interface.

[iv] ICE (In Circuit Emulator)

[v] Fast multiplier.


[vi] Enhanced DSP Instructions.

[vii] 32 Zells data byte operation - 8 bit.
(JAVR)

[viii] Floating point operation.

[ix] Synthesizable:- RTL code with licenses extensions & modifications are possible.

Nomenclature of ARM:



Registers in ARM core.



π_0
π_1
π_2
π_3
\vdots
π_{13}
π_{14}
π_{15}
CPSK

- $rc_{13} \rightarrow$ stack pointer - stores the head of the stack.

$R_{14} \rightarrow$ link register - the core puts the return address whenever it calls a subroutio.


25 \Rightarrow programming counter - contains the address of the next instruction to be fetched by the processor.

2. program status register.
(current programmed status register)
(saved " " ")

Current status Program status Register:

→ use cpsr to monitor & control internal operations.

→ 32 bit register.



6-F = F=1 disable FIQ interrupts (Fast Interrupt Request)

F-I I=1 disables IRQ interrupts (Interrupt Request)

=J=1 have execution instruction execution.

Q = Saturation Flag (QADD)

C = Overflow flag → unsigned overflow for addition.

V = overflow flag: - signed addition.

Z = zero flags if the result is zero

N = Negative flag → 31 = MSB

4 Saved Program Status Register:

1) For exceptions and interruptions.

2) When an exception occurs, the corresponding SPSR saves the CPSR value into it.

So as to retrieve it on returning to the previous mode.

3) User mode does not have SPSR.

Processor mode:

Privilege mode — full read/write access of the CPSR.

non-privileged mode — Read access to the control field and read/write of the flag field.

6. → Abort → when failed attempt to access memory
 → FIQ → High priority interrupts
 → IRQ → Low " "
 → Supervisor → Processor is after next 30.5 kernel operates.
 → System → allows full R/W of CPSR.
 → Undefined → processor encounters an instruction that is undefined & not supported.

Banked Registers in ARM: Core Processor modes.


16 registers — GP.

= CPSR.

41

→ 20 reg → reg are dedicated for modes.

user & system mode



ex. interrupt request mode.

If mode is changed, a banked register from new mode will replace by an existing register.

In 2 instructions $\rightarrow R_{13} = IAR, R_{14} = IAR$.

What happens when an interrupts request forces a mode change?

- register changes to banked registers.
- It contains the stack pointer for IRQ-IRQ-IRQ.
- It contains return addresses for IRQ-IRQ-IRQ.

iv) A new register in this mode save ^{previous} status register. stores the previous modes CPSR.


v) To return back to user mode, a special return instruction is used that restore original CPSR from the SPSR-IRQ. & banked register in the R13 & R14.

Mon
31.03.2014

ARM Core:

$\rightarrow 37$ registers $(20 + 16 + 1)^{SPSR}$.

Mode	Abbreviation	Privileged	Mode [4:0]
Abort	abt	yes	1011
FIQ	FIQ	yes	10001
IRQ	IRQ	yes	10010
Supervisor	SVC	yes	10011
System	SYS	yes	11111
Undefined	Und	yes	11011
User	usr	no	10000



→ 32-ARM Core.
state Instructions:

ARM	THUMB	Jazelle
32-bit	16-bit	8 bit.
SS no instruct	1 30 m instruct	0

Exceptions, interrupts & the vector table.

Vector table:

Exception/Interrupt	Shortcut	Address	Mem. loc ⁿ
1. Reset (Power is applied) initialise	RESET	0x00000000	
2. Undefined Instruction (processor won't decode an instruction)	UNDEF	0x00000004	
3. Software interrupt. (swi → instruction.) invoking os.	SWI	0x00000008	

4. Prefetch abort.
(processor attempts to
fetch an instruction
from an address without
correct permission)

PABT 0x00000002

5. Data abort.

⇒ #02.04.14 & 3.4.14 lectures are at the last. Monday 07.04.2014

Multiple Register Transfer.

→ load store multiple instructions can
transfer multiple registers to memory
and the processor in a single instruction

→ base address. (Rn) → point to a memory location

→ stack.

Syntax: - <LDM/STM> {cond} <addressing mode>

Rn {!}, <registers> {^}

LDM - load multiple registers.

STM - store ^{are} ~~store~~ u u.

Addressing mode	Description	start addr	End addr	Rn
IA	Increment after	R_n	$(R_n + 4 \times N - 4)$	R_n
IB	" before	$R_n + 4$	$(R_n + 4 \times N)$	$R_n - 4$
DA	Decrement after	$R_n - 4N + 4$	(R_n)	$R_n - 4$
DB	" before	$R_n - 4N$	$R_n - 4$	$R_n - 4$

LDM • IA $r_0!$, $\{r_1 - r_3\}$

Pre: $\text{mem32}[0x80018] = 0x03$

$\text{mem32}[0x80014] = 0x02$

$\text{mem32}[0x80010] = 0x01$

$r_0 = 0x00080010$

$r_1 = 0x00000000$

$r_2 = 0x00000000$

$r_3 = 0x00000000$

$0x80018$	$0x00000004$
$0x80014$	$0x00000003$
$0x80010$	$0x00000002$
$0x80006$	$0x00000001$
$0x80000$	$0x00000000$

Wed
02.04.14

$\text{movs } r_0, r_1, \text{LSL}\#1$
→ update status.

Pre

$r_0 = 0x00000000$

$r_1 = 0x80000004$

$\text{CPSR} = \text{nzCvqiFt} - \text{user}$

→ carry high, others small (low)

After ~~executing~~ the instructions.

Post

$r_0 = 0x00000008$

Arithmetic Instructions:

Reverse subtract
ADC ADD RSB RSC SBC SUB.
→ $R_d = R_d - N - !C$
→ $R_d = N - R_s - !C$
→ $R_d = R_n + N + \text{Carry}$
→ Logical shift left.
→ $R_n / \text{imm} / \text{RSLSL}\#1$

Pre

$\text{CPSR} = \text{nzCvqiFt} - \text{user}$

$r_1 = 0x00000001$

$\text{SUBS } r_1, r_2, \#1$

Post

$r_1 = 0x00000000$

$\text{CPSR} = \text{nzCvqiFt} - \text{user}$

Logical Instructions:

Syntax: $\langle \text{instruction} \rangle \{ \langle \text{cond} \rangle \} \{ s \} R_d, R_n, N$

AND - logical bitwise OR

ORR - $R_d = R_d \vee N$

EOR - $R_d = R_d \wedge N$

BIC - $R_d = R_d \sim N$

Comparison Instruction:

CMN - Compare Negative - Flags set as a result of $R_n - (-N)$.

CMP - Compare Flags set as a result of $R_n - N$.

Multiply Instruction:

Syntax - $MLA \{cond\} \{s\} R_d, R_m, R_s, R_n$.

$MUL \{cond\} \{s\} R_d, R_m, R_s$.

MLA = Multiply & accumulate. $R_d = R_m * R_s + R_n$.

MUL = Multiply = $R_d = R_m * R_s$.

Long Multiplication:

SMLAL	signed...	long $[RdHi; RdLo] = RdHi, RdLo + (Rm * Rn)$
SMULL		
UMLAL	unsigned...	long
UMULL		

$R_0 = 0x00000000$

$R_1 = 0x00000000$

$R_2 = 0xF0000002$

$R_3 = 0x00000002$

UMULL R_0, R_1, R_2, R_3

$R_1 = 0x00000001 = RdHi$

$R_0 = 0x00000004 = RdLo$

Branch Instruction:

B = Branch.

BL = Branch with link.

BX = Branch exchange.

BLX = Branch exchange with link.

LDR $R_0, [R_1, \#0]$ STR $R_0, [R_1]$

Thu
03.04.14


Modes of Addressing:

- ① Pre-index with write back LDR $R_0, [R_1, \#4]!$
- ② Pre-index LDR $R_0, [R_1, \#4]$
- ③ Post-index LDR $R_0, [R_1], \#4$


SMPS — Lab
TV
Microphone 4.9V or 5.0001V
+ It has to be accurate.

with FPGA based design it may not be possible to ~~achieve~~ achieve the exact accuracy demanded by the customers.


- Pros:
- [i] Overnight Design.
 - [ii] FPGAs are very cheap.



CLB (Configurable Logic Block):



$$f(x, y, z) = xy + z'$$




x	y	z	f
0	0	1	0
0	0	0	1

* using these look up table all the calculations are made. And this is done in a offline mode.




Stacks of logic cells
multiple of logic cells.
↓
LOGIC BLOCK.



Mon.
10-03-14

Hardware Software co-simulation:




Check points:

1. Check with the specs that are actually complied to the user requirements.
2. Check for simulation results of both HW & SW separately.
3. Verification should be done after integration.

s/w simulation → C/C++

HW → HDL (Hardware Description Language)

Emulator: Shows a characteristics that is very similar to that of the original device.



Low Power Design in Embedded systems:

1. Recharging.
2. Size (battery tech. has not scaled up as our VLSI tech.)
3. Power down mode.
4. I/O Devices, Relay
5. Speed of operation.

$$P = CVf$$


if $f \uparrow \rightarrow P \uparrow$

Power loss due to

1. Switching power
2. Power loss during power ON state or OFF state. → depends on Device characteristics.

ii) Flexibility is less.

Problem: Convert a computation task into a SPP.



2. Convert the program (functionality) into a campus state diagram.

```

int x, y;
while (1) {

```

```

    while (!go_i);

```

```

    x = x_i;

```

```

    y = y_i;

```

```

    while (x < y) {

```

```

        if (x < y)

```

```

            y = y - x;

```

```

        else x = x - y;
    }

```

```

    d = x;
}

```

eg, $x=13, y=5$

$x=8, y=5$

$x=3, y=5$



$x=3, y=2$

$x=1, y=2$

$x=1, y=1$


Terminology:

a) Assignment statement.




b) loop statement


→ Next page



c) branch statement:




FSM Diagram for the given program:



Thu.
13-03-2014.

Divide the functionality into datapath:

1. Create a register for any declared variable
i.e. x & y.
and also create register for all o/p
d_0;



2. Create the functional unit:

- 2 - sub
- 1 - comparator
- 1 - comp inequality.

3. Connect points, registers, functional unit

4. Give an unique name (identifier) to all i/p, o/p.

* by using old method

$x = 42$ $y = 8$

① $x = x - y$ 26 8

② 18 8

③ 10 8

④ $(x < y)$ 2 8

⑤ 2 6

⑥ 2 4

⑦ 2 2

⑧ $d.o = 2$

[8 clock pulses]

* by using

$x = 42$ $y = 8$

$r = x \% y = 2$ $x = y = 8, y = 2$

$x = 8$ $y = 2$

$\therefore r = x \% y = 0$ $x = y = 2, y = 0$

$d.o = 2$

* speed \uparrow
* size \downarrow




* Assign: Do the soda machine problem.

[3] Datapath \rightarrow One to One mapping.

1. RTL

$$2. a = \frac{b * c * d * e}{1 \quad 2 \quad 3}$$

[3 multipliers]



Note: Instead of using 3 multipliers, we can use

(1) 1 multiplier & 1 register (mux).

Speed will be less but the cost will be less as well bcoz we use 1 multiplier instead of 3. Pipelining can also be used.

with same arrangement


(2) We can use 1 subtractor & 1 register in place of 2 subtractors.

[cost \downarrow speed \downarrow]

4. FSM: State Diagram.
State Table.
State encoding.
State minimization.

* Here 13 states reduces to 6 states.
Scheduling: The task of assigning operations from original program to states of FSM.

2. FSM D:



Wed
19.03.2014

GPP: - General Purpose Processor Design:

→ Does variety of computation.

8 bit → MPU

→ C.U

→ D.P

→ Memory & ROM.

Factors to decide GPP:-

1] First Define its instruction set.

2] How the instructions are encoded & executed.

3] How many instructions do we want? What are these?

4] What Opcode do we assign to each instruction?

5] How many bits do we use to encode an instruction?

i] Instruction

ii] Datapath

1. What functional units do we need?
2. How many registers do we need?
3. Do we use a single registers file, or separate registers.

4. How the different units are connected together (MUX)

3. Control Unit: (CU)

→ It asserts the control signals to the datapath.

→ FSM → ① Fetch an instruction

② Decode the instruction.

③ Execute the instruction.

④ Appropriate control signals to do the operation.

8-bit MPU:

