## FLIP-FLOP

Aim: Truth table verification of Flip-Flops:

#### RS FLIP-FLOP

- (i) JK Master Slave
  - (ii) D-Type
  - (iii) T- Type.

#### Apparatus Required:

IC 7410, IC 7400, etc.

#### Procedure: -

1. Connections are made as per circuit diagram.

2. The truth table is verified for various combinations of inputs.

## Truth Table: (Master Slave JK Flip-Flop)

Preset	Clear	J	K	Clock	Qn+1	Qn+1	DESCRIPTION OF THE PROPERTY OF
0	1	X	X	X	1	0	Set
1	0	X	X	X	0	1	Reset
1	The state of the s	0	0		Qn	Qn	No Change
1	1	0	1	Л	0	1	Reset
1	1	1	0	л	1	0	Set
1	1	1	1		Qn	Qn	Toggle

### D Flip-Flop:

Preset	Clear	D	Clock	Qn+1	Qn+1
1	1	0	JL	0	1
1	1	1		1	0

## T Flip-Flop:-

Preset	Clear	T	Clock	Qn+1	Qn+1
1	1	0		Qn	Qn
1	1	1		Qn	Qn

## Exercise:


Write the timing diagrams for all the above Flip-Flops

Pi	αI	)etai	ls: ·	19 A6
CK1_	1	7	18	K1
PR1	2		15	
CIr <u>1</u>	3		14	01
J1	4		13	<u>Gn</u> d
VCC	5	7476	12	1/2
CKZ_	6		11	02
PR2	7		10	02
C1/2_	- 3		9	<u>J2</u>

ers 1.7.	m	1.1	1	M 2400
Truth	19	U.	LU	

h Table Clock	QC	QB	QA	
0,100,130	0	0	0	
1	0	0	1	
2	0	1	0	
3	0	1	1	
4	1	0	0	
5	1	0	1	
6	1	1	0	
7	1	1	1	

## Timing Diagram:



	Qn+1	Qn+1	Clock	K	J	Clear	Preset
Set	0	1	X	X	X	1	0
Reset	1	0	X	X	X	0	4
No Change	Qn	Qn	几	0	0	7	1
Reset	1	0		1	0	~	**
Set	0	1		0	1		
Toggle	Qn	Qn		1	1	1	

(a) Connect the two NOR gates as shown in Figure 1.




Figure 1. An RS Flip-Flop created using NOR gates.

- (b) Vary the inputs R and S (i.e. 0 and  $\pm$ 5V) to obtain all the possible combinations for Q and  $\pm$ Q.
- (c) <u>In your opinion</u> why is there a Q and /Q output? <u>In your opinion</u> how does this circuit work?

# Section 2. The Synchronous Flip-Flop

(a) Synchronous means that this flip-flop is concerned with time! Digital circuits can have a concept of time using a clock signal. The clock signal simply goes from low-to-high and high-to-low in a short period of time.




Figure 2. A typical clock signal.




Figure 3. The Synchronous Flip Flop.

Implement the circuit in Figure 3. You can simulate a clock signal by moving the clock line from low to high and back again to low.

(b) Vary inputs R and S and apply the clock pulse. Write the output states into a table as below:

Qn	/Qn	R	S	Qn+1	/Qn+1
0	1	0	0		
1	0	0	0		
0	1	0	1		
1	0	0	1		
0	1	1	0		
1	0	1	0		
0	1	1	1		
1	0	1	1		

(c) Convert the circuit into a D-type flip flop (as shown in Figure 4.)




Figure 4. The D-type flip-flop

Draw up the truth table for a D-type flip flop. <u>In your opinion</u> how does it work? what could this circuit be useful for?