SOFTWARE ARCHITECTURE OF THE 8088 AND 8086 **MICROPROCESSORS**

Sarat Kumar Patra Department of Electronics and Communication Engineering Rourkela India-769008

SOFTWARE ARCHITECTURE OF THE 8088 AND 8086 MICROPROCESSORS

- » 2.1 Microarchitecture of the 8088/8086 Microprocessor
- » 2.2 Software Model of the 8088/8086 Microprocessor
- » 2.3 Memory Address Space and Data Organization
- » 2.4 Data Types
- » 2.5 Segment Registers and Memory Segmentation
- » 2.6 Dedicated, Reserved, and General-Used Memory
- » 2.7 Instruction Pointer


SOFTWARE ARCHITECTURE OF THE 8088 AND 8086 MICROPROCESSORS

- » 2.8 Data Registers
- » 2.9 Pointer and Index Register
- » 2.10 Status Register
- » 2.11 Generating a Memory Address
- » 2.12 The Stack
- » 2.13 Input/Output Address Space

2.1 Microarchitecture of the 8088/8086 Microprocessor

- » 8088/8086 both employ parallel processing
- » 8088/8086 contain two processing unit the bus interface unit (BIU) and execution unit (EU)
- » The bus interface unit is the path that 8088/8086 connects to external devices.
- » The system bus includes an 8-bit bidirectional data bus for 8088 (16 bits for the 8086), a 20-bit address bus, and the signal needed to control transfers over the bus.

2.1 Microarchitecture of the 8088/8086 Microprocessor



2.1 Microarchitecture of the 088/8086 Microprocessor

Components in BIU

Segment register

The instruction pointer

Address generation adder

Bus control logic

Instruction queue


Components in EU


Arithmetic logic unit, ALU


Status and control flags


General-purpose registers


Temporary-operand registers




















2.3 Memory Address Space and Data
Organization

» Solution:

> 11111101₂ = FD₁₆ = FDH

> 10101010₂ = AA₁₆ = AAH


» Together the two bytes give the word

> 1111110110101010₂ = FDAA₁₆ = FDAAH


» Expressing the address of the least significant byte in binary form gives

> 0072BH = 0072B₁₆ = 0000000011100101011₂

» Therefore, it is misaligned word of data.




2.3 Memory Address Space and Data Organization Physical memory Aligned double » A double word Address corresponds to four words Byte 8 consecutive bytes of data stored in Byte 7 00007H Double memory. Byte 6 Double word 00005H Byte 5 Double word 00004H Byte 4 Double Byte 3 00003H Double word Byte 2 00002H Double Byte 1 00001H Misaligned Byte 0 00000H double words





2.3 Memory Address Space and Data Organization Address Memory » FXAMPLE: (hexadecimal) > How should the pointer with segment base address equal to A000₁₆ and offset address 0000B₁₆ A0 55FF₁₆ be stored at an even-address boundary 0000A₁₆ 00 starting at 00008_{16} ? Is the double word aligned or misaligned? 0000916 55 0000816 FF


2.3 Memory Address Space and Data Organization Solution: Storage of the two-word pointer requires four consecutive byte locations in memory, starting at address 00008₁₆. The least-significant byte of the offset is stored at address 00008₁₆ and is shown as FF₁₆ in the previous figure. The most significant byte of the offset, 55₁₆, is stored at address 00009₁₆. These two bytes are followed by the least significant byte of the segment base address, 00₁₆, at address 0000A₁₆. Its most significant byte, A0₁₆, at address 0000B₁₆. Since the double word is stored in memory starting at

address 00008₁₆, it is aligned.










2.4 Data Types

- » EXAMPLE:
 - > The packed BCD data stored at byte address 01000₁₆ equals 10010001₂. What is the two digit decimal number?
- » Solution:
 - > Writing the value 10010001₂ as separate BCD digits gives
 - $> 10010001_2 = 1001_{BCD}0001_{BCD} = 91_{10}$

>



2.4 Data Types

- » EXAMPLE:
 - > Byte addresses 01100₁₆ through 01104₁₆ contain the ASCII data 01000001, 01010011, 01000011, 01001001, and 01001001, respectively. What do the data stand for?
- » Solution:
 - > Using the ASCII table, the data are converted to ASCII code:
 - > (01100H) = 01000001₂ = A
 - > (01101H) = 01010011₂ = S
 - > (01102H) = 01000011₂ = C
 - > (01103H) = 01001001₂ = I
 - > (01104H) = 01001001₂ = I

identifies its starting point. □

» Only four segments can be active at a time: □

> The code segment □

Segmentation

> The stack segment \square

bytewide storage locations.

- > The data segment \square
- The outre segment
- > The extra segment \square
- » The addresses of the active segments are stored in the four internal segment registers: CS, SS, DS, ES.

2.5 Segment Registers and Memory

» A **segment** represents an independently addressable

unit of memory consisting of 64K consecutive

» Each segment is assigned a base address that


7

2.5 Segment Registers and Memory Segmentation FFFFFH Code segment Stack segment Data segment Extra segment O0000H

2.5 Segment Registers and Memory Segmentation

- $\,$ » Four segments give a maximum of 256Kbytes of active memory.
 - > Code segment 64K
 - > Stack 64K
 - > Data storage 128K
- » The base address of a segment must reside on a 16-byte address boundary.
- » User accessible segments can be set up to be contiguous, adjacent, disjointed, or even overlapping.

>



2.6 Dedicated, Reserved, and General-Used Memory The dedicated memory (00000₁₆ ~ 00013₁₆) are used for storage of the pointers to 8088's internal interrupt service routines and exceptions. The reserved memory (00014₁₆ ~ 0007F₁₆) are used for storage of the pointers to user-defined interrupts. The 128-byte dedicated and reserved memory can contain 32 interrupt pointers.

» The general-use memory (00080 $_{16}$ $^{\sim}$ FFFEF $_{16}$) stores data or instructions of the program.

 $^{\rm w}$ The dedicated memory (FFFEO $_{\rm 16}$ $^{\rm \sim}$ FFFEB $_{\rm 16}$) are used for hardware reset jump instruction.

2.7 Instruction Pointer

The instruction pointer (IP) identifies the location of the next word of instruction code to be fetched from the current code segment of memory.

The offset in IP is combined with the current value in CS to generate the address of the instruction code.

During normal operation, the 8088 fetches instructions from the code segment of memory, stores them in its instruction queue, and executes them one after the other.

2.8 Data Registers

Data registers are used for temporary storage of frequently used intermediate results.

The contents of the data registers can be read, loaded, or modified through software.

The four data registers are:

Accumulator register, A□

Base register, B□

Counter register, C□

Data register, D

Each register can be accessed either as a whole (16 bits) for word data or as 8-bit data for byte-wide operation.

Accumulator
Base
BH
BL
Count
CH
CX
Data
DH
DL
DX

15
B
General-purpose data registers of 8088 microprocessor

2.8 Data Registers

Register	Operations
AX	Word multiply, word divide, word I/O
AL	Byte multiply, byte divide, byte I/O, translate, decimal arithmetic
АН	Byte multiply, byte divide
BX	Translate
сх	String operations, loops
CL	Variable shift and rotate
DX	Word multiply, word divide, indirect I/O


Dedicated register functions

2.9 Pointer and Index Register

- » The pointer registers and index registers are used to store offset addresses.
- » Values held in the index registers are used to reference data relative to the data segment or extra segment.
- » The pointer registers are used to store offset addresses of memory location relative to the stack segment
- » Combining SP with the value in in SS (SS:SP) results in a 20-bit address that points to the top of the stack (TOS).
- » BP is used to access data within the stack segment of
 - > It is commonly used to reference subroutine parameters.

2.9 Pointer and Index Register

- The index register are used to hold offset addresses for instructions that access data in the data segment.
- The source index register (SI) is used for a source operand, and destination index (DI) is used for a destination
- The four registers must always be used for 16-bit operations.




2.10 Status Register

- The status register, also called the flags register, indicate conditions that are produced as the result of executing an instruction.
- » Only nine bits of the register are implemented.
 - > Six of these bits represent status flags
 - > The other three bits represent control flags
- » The 8088 provides instructions within its instruction set that are able to use these flags to alter the sequence in which the program is executed.

2.10 Status Register

- » Status and control bits maintained in the flags register
- » Generally Set and Tested Individually
- » 9 1-bit flags in 8086; 7 are unused



2.10 Status Register

- » Status flags indicate current processor status.
 - > CF Carry Flag Arithmetic Carry/Borrow
 - > OF Overflow Flag Arithmetic Overflow
 - > **ZF** Zero Flag Zero Result; Equal

Compare

> SF Sign Flag Negative Result; Non-

Equal Compare

> PF Parity Flag Even Number of "1" bits

> AF Auxiliary Carry Used with BCD

Arithmetic

2.10 Status Register


- » Control flags influence the 8086 during execution phase
 - > **DF** Direction Flag Auto Increment/Decrement + used for "string operations"
 - > IF Interrupt Flag Enables Interrupts
 - + allows "fetch-execute" to be interrupted
 - > TF Trap Flag Allows Single-Step
 - + for debugging; causes interrupt after each op


>


2.11 Generating a Memory Address

- » A logical address in the 8088 microcomputer system is described by a segment base and an offset.
- » The *physical addresses* that are used to access memory are 20 bits in length.
- » The generation of the physical address involves combining a 16-bit offset value that is located in the instruction pointer, a base pointer, an index register, or a pointer register and a 16-bit segment base value that is located in one of the segment register.


>











2.11 Generating a Memory Address » EXAMPLE: > What would be the offset required to map to physical address location 002C316if the contents of the corresponding segment register are 002A₁₆? » Solution: > The offset value can be obtained by shifting the contents of the segment of the segment register left by four bit positions and then subtracting from the physical address. Shifting left give + 002A0₁₆ > Now subtracting, we get the value of the offset: + 002C3₁₆— 002A0₁₆= 0023₁₆














2.13 Input/Output Address Space

- » The 8088 has separate memory and input/output (I/O) address space.
- » The I/O address space is the place where I/O interfaces, such as printer and terminal ports, are implemented.
- The I/O address range is from 000016 to FFFF16.This represents 64KByte addresses.
- » The I/O addresses are 16 bits long
 - > Each of these addresses corresponds to one bytewide I/O port.
- » Certain I/O instructions can only perform operations to addresses 000016 thru 00FF16 (page 0).

