

## National Institute of Technology, Rourkela Department of Electronics and Communication Engineering Autumn Examination (Supp), March 2011

B.Tech, 5<sup>th</sup> Semester


Dept. Of Electronics & Communication Eng. (EC/EI)

Sub: Microprocessor-I (Subject Code: EC-301)

Full Marks: 58 (Maximum Marks-50) *Duration of Examination: 3hrs* 

#### Instruction:-

- 1. Answer as many questions you can.
- 2. Answer all questions. Marks scored above 50 will be rounded to 50.
- 3. Figures in right hand side indicate mark.
- 4. Datasheet as needed has been supplied at the end of the question paper.



- 8. Compare the memory read cycle in 8086 and 8088 processors (byte and word).
- 9. With suitable figure discuss how maximum mode control signals are generated in 8088 system.
- 10. Write the sequence of instruction that will initialize 8254 timer connected to 8086. Following is the configuration details:
  - a. Counter-0: BCD operation in mode-3 with initial value 0550H
  - b. Counter-1: Binary counter in mode-1 with initial value 4322H
  - c. Counter-2: Binary counter in mode-0 with initial count 1FFFH.
- 11. Analyze the activities of SS and SP registers during execution of PUSH and POP instructions.
- 12. Write control word for PPI 8255 to configure port A as input and port B as output. Make other necessary assumptions. The output of the circuit O<sub>0</sub> is active low and connected to chip select of 8255. Determine all the input addresses which will prove active chip select to the 8255. (Refer to Figure 2)




Figure 2

- 13. The ISR for a specific interrupt with type number (45)<sub>10</sub> starts at physical memory address 33320H. Show the interrupt vector table corresponding to this interrupt. Provide 3 sets of CS:IP values with which the ISR can be accessed (The three code segments should be non-overlapping).
- 14. List the functions of CSA0-CAS2 lines in 82C59A interrupt controller.
- 15. With help of suitable diagram discuss the microprocessor bus cycle following an interrupt service request.
- 16. Determine ICW1, ICW2, ICW3 and ICW4 for 82C59A in a microprocessor system for following conditions:
  - a. IR0-IR5 are connected directly from interrupting devices.
  - b. IR6 and IR7 are not connected to any interrupt.
  - c. All interrupts are edge sensitive
  - d. Automatic end of Interrupt with buffered mode is selected.

Assume other parameters suitably.


17. A 8086/8088 based system is to be designed to record the number of persons in a mall. Switch-A is pressed by each person while entering and switch-B while leaving. Each of the switches pressed invokes two different interrupts at vector address 51H and 52H (IRO and IR4 of 8259 respectively). Other interrupts are disabled. The system displays numbers of persons in the mall in decimal number using 4 digits. The 7segment displays are connected to port A and B of 8255. Design the system and write the ISR and the main program to execute the work mentioned above. Show the memory partition.


*(3)* 

*(3)* 


(10)

# Reference datasheet information: 8259 Interrupt Controller – ICW Format:





# 8255 PPI



## **8254 Timer Control Word Format:**

## CONTROL WORD FORMAT

A1, A0 = 11; CS = 0; RD = 1; WR = 0

D7	D6	D5	D4	D3	D2	D1	D0
SC1	SC0	RW1	RW0	M2	M1	M0	BCD

## SC - SELECT COUNTER

SC1	SC0	
0	0	Select Counter 0
0	1	Select Counter 1
1	0	Select Counter 2
1	1	Read-Back Command (See Read Operations)

#### RW - READ/WRITE

RW1	RW0	
0	0	Counter Latch Command (See Read Operations)
0	1	Read/Write least significant byte only.
1	0	Read/Write most significant byte only.
1	1	Read/Write least significant byte first, then most significant byte.

## M - MODE

M2	M1	MO	
0	0	0	Mode 0
0	0	1	Mode 1
Х	1	0	Mode 2
Х	1	1	Mode 3
1	0	0	Mode 4
1	0	1	Mode 5

## BCD - BINARY CODED DECIMAL

	0	Binary Counter 16-bit
Γ	1	Binary Coded Decimal (BCD) Counter (4 Decades)

NOTE: Don't Care bits (X) should be 0 to insure compatibility with future products.