
Intel 8080 CPU block diagram



Internal register addressing:

8-bit register (R)	3-bit address			
Α	111			
В	000			
С	001 010			
D				
E	011			
Н	100			
L	101			

16-bit register pair (P)	2-bit address
BC (B)	00
DE (D)	01
HL (H)	10
SP	11

Flag register (F) structure:

S Z 0	AC	0	Р	1	CY
-------	----	---	---	---	----

Where:

- CY carry flag, set to 1 if the result of arithmetical or logical operation excides the 8-bit A register (Accumulator) or operation needs to borrow one bit - in other words it's carry/borrow from/to the bit 7;
- P parity flag, set to 1 if the result of arithmetical operation has even number of bits equal to 1, set to 0 if this number is odd (in Z80 CPU this flag is also the overflow indicator for TC arithmetical operations);
- AC auxiliary carry flag, set to 1 if there was carry from bit 3 to 4 in the result of arithmetical operation (useful in programming operations with packed BCD numbers);
- Z zero flag, set to 1 if the result of arithmetical operation is zero;
- S sign flag, equal to the most significant (oldest) bit of the result of arithmetical operation.

Intel 8080 instruction set architecture

Instruction code formats:

- One byte instructions:

J	
i ₇ i ₆ i ₅ i ₄ i ₃ i ₂ i ₁ i ₀	All bits used to encode instruction, no operands.
i ₇ i ₆ i ₅ i ₄ i ₃ r r r	One operand in 8-bit internal register A to L.
i ₇ i ₆ r r r i ₂ i ₁ i ₀	One operand in 8-bit internal register A to L.
i ₇ i ₆ r1 r1 r1 r2 r2 r2	Two operands in two 8-bit internal registers A to L.
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	One operand in 16-bit register pair BC, DE, HL or in SP.
 Two byte instructions: 	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	All bits of the first byte used to encode instruction, the second byte is the <i>immediate</i> operand (argument).
	First operand in 8-bit internal register A to L, the second operand is <i>immediate</i> .
$\begin{bmatrix} i_7 & i_6 & i_5 & i_4 & i_3 & i_2 & i_1 & i_0 \end{bmatrix}$	All bits of the first byte used to encode instruction,

Three byte instructions with immediate memory addressing:

i ₇	i ₆	р	р	i ₃	i ₂	i ₁	i_0
l ₇	I_6	I ₅	I_4	I_3	I_2	I_1	I_0
h ₇	h ₆	h ₅	h₄	h_3	h ₂	h₁	h₀

 $p_7 | p_6 | p_5 | p_4 | p_3 | p_2 | p_1 | p_0 |$

First operand in 16-bit register pair BC, DE, HL or in SP, the second byte is *lower* part of 16-bit second operand, the third byte is *higher* part of the 16-bit second operand.

the second byte is the 8-bit address of I/O port.

Three byte instructions with direct memory addressing:

i ₇	i ₆	İ ₅	i_4	i ₃	i ₂	i ₁	i_0
l ₇	I ₆	l ₅	I_4	I_3	I_2	I_1	I_0
h ₇	h_6	h ₅	h ₄	h ₃	h ₂	h ₁	h_0

All bits of the first byte used to encode instruction, the second byte is *lower* part of 16-bit address in memory, the third byte is *higher* part of address of the operand.

Γ	İ ₇	i ₆	i ₅	i ₄	i ₃	i ₂	i ₁	i ₀
Ī				l ₄				I ₀
ſ				h ₄				

All bits of the first byte used to encode instruction, the second byte is *lower* part of 16-bit *address*, the third byte is *higher* part of *address* of jump or call.

Internal registers A, B, C, D, E, H, L (*rrr*), pairs of registers BC, DE, HL and SP register (*pp*) are addressed according to rules shown on first page.

Intel's processors always store data longer than one byte in the *lower-to-higher* byte order – *little endian* convention.

Mnemonics used for instructions are copyrighted, so other processors which instruction lists are compatible with 8080 (Z80 for example) have different names and mnemonics for the same instructions.

<u>Instruction list:</u>

Data transfer instructions

MOV R1, R2 (Move register)

MOV R, M (Move from memory, address in HL)

0	1	r	r	r	1	1	0	$R \leftarrow [HL]$ data from memory (address in HL) copied to R

MOV M, R (Move to memory, address in HL)

0	1	1	1	0	r	r	r	[HL] ← R data from R copied to memory (address in HL)
---	---	---	---	---	---	---	---	---

MVI R, data8 (Move to register immediate)

0	0	r	r	r	1	1	0	R ← data8	1 byte (next to instruction) copied to R
d_7	d_6	d_5	d_4	d_3	d_2	d_1	d_0		

MVI M, data8 (Move to memory immediate)

ĺ	0	0	1	1	0	1	1	0	[HL] ← data8 1 byte copied to memory (address in HL)
ĺ	d ₇	de	d_5	d₄	d₃	d ₂	d₁	d₁	

LXI P, data16 (Load register pair immediate)

0	0	р	р	0	0	0	1	P ← data16 2 bytes copied to register pair
l ₇	I ₆	l ₅	I_4	l ₃	I_2	I ₁	I ₀	"lower" register – 2 nd byte
h ₇	he	h ₅	h₄	h₃	h ₂	h₁	h∩	"higher" register – 3 rd byte

LDA addr16 (Load accumulator direct)

0	0	1	1	1	0	1	0	A ← [addr16] 1 byte copied to register A from memory
l ₇	I_6	l ₅	I_4	I_3	I_2	I_1	I_0	lower byte of address – 2 nd byte
h ₇	h ₆	h ₅	h ₄	h ₃	h ₂	h ₁	h_0	higher byte of address – 3 rd byte

STA addr16 (Store accumulator direct)

0	0	1	1	0	0	1	0	[addr16] ← A	1 byte copied to memory from register A
l ₇	I ₆	l ₅	I_4	I_3	I_2	I ₁	I_0		lower byte of address – 2 nd byte
h ₇	h_6	h ₅	h ₄	h ₃	h ₂	h ₁	h_0		higher byte of address – 3 rd byte

LHLD addr16 (Load H and L direct)

0	0	1	1	0	0	1	0	L ← [addr16]	2 bytes copied from memory to HL
l ₇	I ₆	I ₅	I_4	l ₃	I_2	I ₁	I ₀	H← [addr16 + 1]	lower byte of address – 2 nd byte
h ₇	h ₆	h ₅	h ₄	h ₃	h ₂	h ₁	h ₀		higher byte of address – 3 rd byte

SHLD addr16 (Store H and L direct)

0	0	1	0	0	0	1	0	[addr16] ← L 2 bytes copied from HL to memory
l ₇	I ₆	I ₅	I_4	l ₃	I_2	I_1	I_0	[addr16 + 1] \leftarrow H lower byte of address – 2^{nd} byte
h ₇	h ₆	h ₅	h ₄	h ₃	h ₂	h ₁	h_0	higher byte of address – 3 rd byte

LDAX P (Load accumulator indirect, a	address in BC or DE)
0 0 p p 1 0 1 0	$A \leftarrow [P]$ data from memory (address in P) copied to A
STAX P (Store accumulator indirect, a	address in BC or DE)
0 0 p p 0 0 1 0	$[P] \leftarrow A$ data from A copied to memory (address in P)
XCHG (Exchange H and L with D a	nd E)
1 1 1 0 1 0 1 1	$H \leftrightarrow D L \leftrightarrow E data in HL and DE is switched$
Arithmetical instructions	
ADD R (Add register)	
1 0 0 0 0 r r r	A ← A + R data from R is added to data in A flags affected: Z, S, P, CY, AC
	mage anosted. 2, 3, 1, 31,713
ADD M (Add memory, address in HL	.)
1 0 0 0 0 1 1 0	A ← A + [HL] data from memory is added to A flags affected: Z, S, P, CY, AC
	nays anected. 2, 3, F, CT, AC
ADI data8 (Add immediate)	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$A \leftarrow A + data8$ one byte (next to instruction) added to A flags affected: Z, S, P, CY, AC
ADC R (Add register with carry)	5
	$A \leftarrow A + R + CY$ data from R and CY flag are added to A
	flags affected: Z, S, P, CY, AC
ADC M (Add memory with carry, add	dress in HL)
	A ← A + [HL] + CY data from memory and CY added to A
	flags affected: Z, S, P, CY, AC
ACI data8 (Add immediate with carry)	
	$A \leftarrow A + data8 + CY$ one byte and CY added to A
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	flags affected: Z, S, P, CY, AC
SUB R (Subtract register)	
1 0 0 1 0 <i>r r r</i>	A ← A - R data from R is subtracted from A flags affected: Z, S, P, CY, AC
	•
SUB M (Subtract memory, address in	,
1 0 0 1 0 1 0 1 0	A ← A - [HL] data from memory is subtracted from A flags affected: Z, S, P, CY, AC
CIII data? (Subtract immediate)	
SUI data8 (Subtract immediate)	A . A data O and had a subtract of figure A
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$A \leftarrow A$ - data8 one byte subtracted from A flags affected: Z, S, P, CY, AC

SBB R	(Subtract register with borr	ow)
1 0 0	1 1 <i>r r r</i>	$A \leftarrow A - R - CY$ R and CY are subtracted from A
SBB M	(Subtract memory with bor	flags affected: Z, S, P, CY, AC row)
1 0 0	1 1 1 1 0	A ← A - [HL] - CY data from memory and CY subtracted
SBI data8	(Subtract immediate with b	from A, flags affected: Z, S, P, CY, AC orrow)
$\begin{array}{c cccc} 1 & 1 & 0 \\ d_7 & d_6 & d_5 \end{array}$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	A ← A - data8 - CY one byte and CY subtracted from A flags affected: Z, S, P, CY, AC
INR R	(Increment register)	
0 0 <i>r</i>	r r 1 0 0	R ← R + 1 Data in R is incremented by 1 flags affected: Z, S, P, AC
INR M	(Increment memory, addre	ss in HL)
0 0 1	1 0 1 0 0	[HL] ← [HL] + 1 Data in memory is incremented by 1 flags affected: Z, S, P, AC
DCR R	(Decrement register)	
0 0 r	r r 1 0 1	R ← R - 1 Data in R is decremented by 1 flags affected: Z, S, P, AC
DCR M	(Decrement memory, addre	ess in HL)
0 0 1	1 0 1 0 1	[HL] ← [HL] - 1 Data in memory is decremented by 1 flags affected: Z, S, P, AC
INX P	(Increment register pair)	
0 0 p	p 0 0 1 1	$P \leftarrow P + 1$ Data in register pair P is incremented by 1 flags affected: none
DCX P	(Decrement register pair)	
0 0 p	p 1 0 1 1	P ← P - 1 Data in register pair P is decremented by 1 flags affected: none
DAD P	(Decrement register pair)	
0 0 p	p 1 0 0 1	HL ← HL + P Data in register pair P is added to HL flags affected: CY (from higher byte)
DAA	(Decimal adjust Accumulat	or)
0 0 1	0 0 1 1 1	$A \leftarrow \text{adjust}_{BCD}(A)$ Data in A is adjusted as packed BCD:
		if $(a_3a_0) > 9$ or AC=1 then $(a_3a_0) \leftarrow (a_3a_0) + 6$ if $(a_7a_4) > 9$ or CY=1 then $(a_7a_4) \leftarrow (a_7a_4) + 6$ explanation: 6 is the 4-bit U2 code of -10

Logical instructions

ANA R	(AND with register)	
1 0 1	0 0 r r r	$A \leftarrow A \wedge R$ Bits in A logically multiplied with bits from R flags affected: Z, S, P, CY=0, AC=0
ANA M	(AND with memory – addre	ess in HL)
1 0 1	0 0 1 1 0	$A \leftarrow A \wedge [HL]$ Bits in A logically multiplied with bits from memory, flags affected: Z, S, P, CY=0, AC=0
ANI data8	(AND immediate)	
$\begin{array}{c cccc} 1 & 1 & 1 \\ d_7 & d_6 & d_5 \end{array}$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$A \leftarrow A \land data8$ Bits in A logically multiplied with bits from 2^{nd} byte of instruction, flags affected: Z, S, P, CY=0, AC=0
XRA R	(XOR with register)	
1 0 1	0 1 <i>r r r</i>	$A \leftarrow A \otimes R$ Bits in A logically xor-ed with bits from R flags affected: Z, S, P, CY=0, AC=0
XRA M	(XOR with memory – addre	ess in HL)
1 0 1	0 1 1 1 0	$A \leftarrow A \otimes [HL]$ Bits in A logically xor-ed with bits from memory, flags affected: Z, S, P, CY=0, AC=0
XRI data8	(XOR immediate)	
$\begin{array}{c cccc} 1 & 1 & 1 \\ d_7 & d_6 & d_5 \end{array}$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$A \leftarrow A \otimes data8$ Bits in A logically xor-ed with bits from 2^{nd} byte of instruction, flags affected: Z, S, P, CY=0, AC=0
ORA R	(OR with register)	
1 0 1	1 0 <i>r r r</i>	$A \leftarrow A \lor R$ Bits in A logically added with bits from R flags affected: Z, S, P, CY=0, AC=0
ORA M	(OR with memory – addres	ss in HL)
1 0 1	1 0 1 1 0	$A \leftarrow A \lor [HL]$ Bits in A logically added with bits from memory, flags affected: Z, S, P, CY=0, AC=0
ORI data8	(OR immediate)	
$\begin{array}{c cccc} 1 & 1 & 1 \\ \hline d_7 & d_6 & d_5 \end{array}$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$A \leftarrow A \lor data8$ Bits in A logically added with bits from 2^{nd} byte of instruction, flags affected: Z, S, P, CY=0, AC=0
CMP <i>R</i> 1 0 1	(Compare with register) 1 1 r r r	A - R Data in R is subtracted from data in A, no result is stored, only flags are affected: Z, S, P, CY, AC
CMP M	(Compare with memory – a	address in HL)
1 0 1	1 1 1 1 0	A - [HL] Data in memory is subtracted from data in A, no result is stored, only flags are affected: Z, S, P, CY, AC

CPI data8	(Compare immediate)
-----------	---------------------

1	1	1	1	1	1	1	0	A - data8 Data in 2 nd byte of instruction is subtracted
d ₇	d_6	d_5	d₄	d_3	d_2	d₁	d_0	from data in A, only flags are affected: Z, S, P, CY, AC


Comment:

Interpretation of "compare" operations is possible by checking Z and CY flags after execution:

if Z=1 then values compared are equal, else (if Z=0)

if CY=0 then A > compared value, else (if CY=1) A < compared value.

RLC (Rotate left / rotate logically left)



flags affected: CY

RRC (Rotate right / rotate logically right)

0	0	0	0	1	1	1	1	$A_i \leftarrow A_{i+1}, A_7 \leftarrow A_0, CY \leftarrow A_0$ Bits in A shifted right,
								youngest bit copied to oldest bit and CY,
								flags affected: CY

RAL (Rotate left through carry / rotate arithmetically left)

0	0	0	1	0	1	1	1	$A_{i+1} \leftarrow A_i, A_0 \leftarrow CY, CY \leftarrow A_7$ Bits in A shifted let
								CV conied to voungest hit aldest hit conied to CV

CY copied to youngest bit, oldest bit copied to CY, flags affected: CY

flags affected: CY

RAR (Rotate right through carry / rotate arithmetically right)

0	0	0	1	0	1	1	1	$A_i \leftarrow A_{i+1}, A_7 \leftarrow CY, CY \leftarrow A_0$ Bits in A shifted right,
								CY copied to oldest bit, youngest bit copied to CY, flags affected: CY

CMA (Complement Accumulator)

0	0	1	0	1	1	1	1	$A \leftarrow \neg A$	Bitwise negation of A (one's complement)
									flags affected: none

Branch instructions

Comment:

These instructions are passing control to the new address in program (not just to the address of next instruction). There are two basic types of branches:

- unconditional just go to new address,
- conditional check if particular condition (detected by status of one of the flags in F register) occurs and jump if so, continue with next instruction if not.

The conditions are encoded (inside the codes of instructions) according to this table:

Condition	Mnemonic (CND)	Code (ccc)
Not zero (Z = 0)	NZ	000
Zero (Z = 1)	Z	001
No carry (CY = 0)	NC	010
Carry (CY = 1)	С	011
Parity odd (P = 0)	PO	100
Parity even (P = 1)	PE	101
Plus (S = 0)	Р	110
Minus (S = 1)	M	111

JMP addr16 (Jump)

1	1	0	0	0	0	1	1
l ₇	I ₆	l ₅	I_4	I_3	I_2	I ₁	I ₀
h ₇	h_6	h_5	h ₄	h_3	h_2	h ₁	h_0

PC \leftarrow [addr16] Unconditional jump to direct address lower byte of address – 2^{nd} byte higher byte of address – 3^{rd} byte

JCND addr16 (Conditional jump)

1	1	С	С	С	0	1	0
l ₇	I ₆	l ₅	I_4	l ₃	l ₂	I_1	I_0
h_7	h_6	h_5	h_4	h_3	h_2	h ₁	h_0

if (CND) then PC \leftarrow [addr16] lower byte of address – 2^{nd} byte higher byte of address – 3^{rd} byte

CALL addr16 (Call procedure)

	1	1	0	0	1	1	0	1
Ī	I ₇	I ₆	I ₅	I_4	l ₃	l ₂	I ₁	I ₀
Ī	h ₇	h ₆	h ₅	h ₄	h ₃	h ₂	h ₁	h ₀

[SP-1] ← PC_H, [SP-2] ← PC_L, SP ← SP-2, PC ← [addr16] lower byte of address – 2^{nd} byte higher byte of address – 3^{rd} byte

CCND addr16 (Conditional call)

1	1	С	С	С	0	1	0
l ₇	I ₆	I ₅	l ₄	l ₃	I_2	I_1	I_0
h ₇	h ₆	h_5	h ₄	h_3	h ₂	h₁	h_0

if (CND) then [SP-1] \leftarrow PC_H, [SP-2] \leftarrow PC_L, SP \leftarrow SP-2, lower byte of address – 2^{nd} byte PC \leftarrow [addr16] higher byte of address – 3^{rd} byte

RET (Return from procedure) 1 1 0 0 1 0 0 1

$$PC_L$$
, \leftarrow [SP], PC_H \leftarrow [SP+1], SP \leftarrow $SP+2$

RCND (Conditional return from procedure)

1	1	С	С	С	0	0	0
---	---	---	---	---	---	---	---

if (CND) then PC_L, \leftarrow [SP], PC_H \leftarrow [SP+1], SP \leftarrow SP+2

RST N (Restart procedure / interrupt routine No. N)

1	1	n	n	n	1	1	1
---	---	---	---	---	---	---	---

 $[SP\text{-}1] \leftarrow PC_H, \, [SP\text{-}2] \leftarrow PC_L, \, SP \leftarrow SP\text{-}2, \, PC \leftarrow N \times 8$

PCHL (Move HL to PC)

1	1	1	0	1	0	0	1

 $PC_H \leftarrow H, PC_L \leftarrow L$

Stack manipulations

PUSH P (Push register pair B, D or H on stack)

1 | 1 | p | p | 0 | 1 | 0 | 1 | [SP-1] \leftarrow P_H, [SP-2] \leftarrow P_L, SP \leftarrow SP-2

PUSH PSW (Push Processor Status Word on stack)

1 1 1 1 0 1 0 1 $[SP-1] \leftarrow A, [SP-2] \leftarrow F, SP \leftarrow SP-2$

POP P (Pop register pair B, D or H from stack)

1 1 p p 0 0 0 1 $P_L \leftarrow [SP], P_H \leftarrow [SP+1], SP \leftarrow SP+2$

POP PSW (Pop Processor Status Word from stack)

XTHL (Exchange stack top with HL)

1 1 1 0 0 0 1 1 $L \leftrightarrow [SP], H \leftrightarrow [SP+1]$

SPHL (Move HL to SP)

1 1 1 1 1 0 0 1 SP←HL

Input / Output instructions

IN adr8 (Input from port)

0 0 1 1 1 1 1 A ← Port[adr8] One byte of data from port stored in A Notice: port address is 8-bit long p_7 p_6 p_5 p_4 p_3 p_2 p_1 p_0

OUT adr8 (Output to port)

1 0 0 0 1 $Port[adr8] \leftarrow A$ One byte of data from A stored in port Notice: port address is 8-bit long p_7 p_6 p_5 p_4 p_3 p_2 p_1 p_0

Other instructions

El (Enable interrupt)

1 1 1 1 1 0 1 1 INT input (hardware interrupt signal) is enabled

DI (Disable interrupt)

1 1 1 1 0 0 1 1 INT input (hardware interrupt signal) is disabled (blocked)

HLT (Halt)

0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | Processor is stopped until hardware interrupt occurs

NOP (No operation)

0 0 0 0 0 0 0 0 Processor doesn't perform any operation