

RAPOR

mips32.v:

It is where the modules are called respectively. At the end of the module, the operations are printed on the screen and PC transfer is made.

instruction_memory.v:

- Read infos from “instructions.txt”, assign them to instruction_mem (2d reg).
- At posedge clock, assign instruction_mem[PC] (new instruction) to instruction.

instruction_decoder.v:

Fragmentation of instruction. (opcode, rs, rt, rd, func, immediate)

input: [15:0] instruction;

outputs: [3:0] opcode; [2:0] Rs, Rt, Rd, func; [5:0] immediate;

mips_registers.v:

- Generate zero signal for not to write to zero register.
- Read infos from “registers.txt”, assign them to registers (2d reg).
- Datas can always be read from registers. <---> always @(*)
- At posedge clock, if signal_reg_write is 1 and write_reg is not equal to zero reg, assign write_data to registers[write_reg].
- At negedge clock, if signal_reg_write is 1, write registers to “registers.txt”.

data_memory.v:

- Read infos from “data.txt”, assign them to data_mem (2d reg).
- If MemRead signal is 1, assign data_mem[address] to read_data.
- If MemWrite signal is 1, assign write_data to data_mem[address].
- Write data memory to “data.txt”

zero_extender.v:

Convert 6 bit immediate to 32 bit with zero extension.

sign_extender.v:

Convert 6 bit immediate to 32 bit with sign extension.

program_counter.v:

This module is not used. Although it gives the correct result, PC gives an error when assigning new PC to the old PC. So that, I made a manual assignment to old PC.

alu_32.v:

ALU from previous homework. (Just added equal signal for branch instructions)

ALU_control.v:

Generates 3-bit control signal with incoming opcode and function. (boolean expressions come from the table)

control_unit.v:

It generates the necessary signals with given opcode.(boolean expressions come from the table)

opcode	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001
	R-type	addi	andi	ori	nori	beq	bne	slti	lw	sw
RegDst	1	0	0	0	0	X	X	0	0	X
ALUSrc	0	1	1	1	1	0	0	1	1	1
MemtoReg	0	0	0	0	0	X	X	X	1	X
RegWrite	1	1	1	1	1	0	0	1	1	0
MemRead	0	0	0	0	0	0	0	0	1	0
MemWrite	0	0	0	0	0	0	0	0	0	1
<u>Branch</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>1</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>
<u>BranchNotEqual</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>1</u>	<u>0</u>	<u>0</u>	<u>0</u>
ALUOp	R-type	Add	And	Or	Nor	Sub	Sub	Slt	Add	Add
ALUOp0	0	1	0	0	1	1	1	1	1	1
ALUOp1	0	0	1	1	0	1	1	1	0	0
ALUOp2	0	0	0	1	1	0	0	1	0	0

R-type = op3' op2' op1' op0'

addi = op3' op2' op1' op0

andi = op3' op2' op1 op0'

$\text{ori} = \text{op3}' \text{ op2}' \text{ op1 op0}$

$\text{nori} = \text{op3}' \text{ op2 op1}' \text{ op0}'$

$\text{beq} = \text{op3}' \text{ op2 op1}' \text{ op0}$

$\text{bne} = \text{op3}' \text{ op2 op1 op0}'$

$\text{slti} = \text{op3}' \text{ op2 op1 op0}$

$\text{lw} = \text{op3 op2}' \text{ op1}' \text{ op0}'$

$\text{sw} = \text{op3 op2}' \text{ op1}' \text{ op0}$

$\text{RegDst} = \text{R-type}$

$\text{ALUSrc} = \text{addi} + \text{andi} + \text{ori} + \text{nori} + \text{slti} + \text{lw} + \text{sw}$

$\text{MemtoReg} = \text{lw}$

$\text{RegWrite} = \text{R-type} + \text{addi} + \text{andi} + \text{ori} + \text{nori} + \text{slti} + \text{lw}$

$\text{MemRead} = \text{lw}$

$\text{MemWrite} = \text{sw}$

$\text{Branch} = \text{beq}$

$\text{BranchNotEqual} = \text{bne}$

<u>ALUop2</u>	<u>ALUop1</u>	<u>ALUop0</u>	<u>F2</u>	<u>F1</u>	<u>F0</u>	<u>Operation</u>
<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>110</u>
<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>1</u>	<u>000</u>
<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>1</u>	<u>0</u>	<u>010</u>
<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>1</u>	<u>1</u>	<u>001</u>
<u>0</u>	<u>0</u>	<u>0</u>	<u>1</u>	<u>0</u>	<u>0</u>	<u>101</u>
<u>0</u>	<u>0</u>	<u>0</u>	<u>1</u>	<u>0</u>	<u>1</u>	<u>111</u>
<u>0</u>	<u>0</u>	<u>1</u>	<u>X</u>	<u>X</u>	<u>X</u>	<u>000</u>
<u>0</u>	<u>1</u>	<u>0</u>	<u>X</u>	<u>X</u>	<u>X</u>	<u>110</u>
<u>0</u>	<u>1</u>	<u>1</u>	<u>X</u>	<u>X</u>	<u>X</u>	<u>010</u>
<u>1</u>	<u>0</u>	<u>1</u>	<u>X</u>	<u>X</u>	<u>X</u>	<u>101</u>
<u>1</u>	<u>1</u>	<u>0</u>	<u>X</u>	<u>X</u>	<u>X</u>	<u>111</u>
<u>1</u>	<u>1</u>	<u>1</u>	<u>X</u>	<u>X</u>	<u>X</u>	<u>100</u>

$\text{ALUctr2} = \text{ALUop1ALUop0}' + \text{ALUop2ALUop0} + \text{ALUop1}'\text{ALUop0}'\text{F2F1}' + \text{ALUop1}'\text{ALUop0}'\text{F1}'\text{F0}'$

$\text{ALUctr1} = \text{ALUop2}'\text{ALUop1} + \text{ALUop2ALUop0}' + \text{ALUop1}'\text{ALUop0}'\text{F2F0}$

$+ \text{ALUop1}'\text{ALUop0}'\text{F2}'\text{F0}'$

$\text{ALUctr0} = \text{ALUop1}'\text{ALUop0}'\text{F2F1}' + \text{ALUop1}'\text{ALUop0}'\text{F2}'\text{F1F0} + \text{ALUop2ALUop1 ALUop0}' + \text{ALUop2ALUop1}'\text{ALUop0}$

ZERO EXTENDER

```
VSIM 5> step -current
# time = 0, a = 011110, result = 000000000000000000000000011110 <--> ZERO EXTENDER TEST
# time = 20, a = 111101, result = 0000000000000000000000000111101 <--> ZERO EXTENDER TEST
```

SIGN EXTENDER

```
VSIM 5> step -current
# time = 0, a = 011110, result = 000000000000000000000000011110 <--> SIGN EXTENDER TEST
# time = 20, a = 111101, result = 111111111111111111111111111101 <--> SIGN EXTENDER TEST
```

ALU

```
VSIM 5> step -current
# time= 0, a =000000000000000000000000010001001, b=1111111111111100011100000000001, carry_in=0, result=1111111111111100011100010001010, equal=0
# time=20, a =000000000000000000000000010001001, b=1111111111111100011100000000001, carry_in=0, result=1111111111111100011100010001000, equal=0
# time=40, a =0000000000000000000000000101001, b=000000000000000000000000000011, carry_in=0, result=0000000000000000000000000100110, equal=0
# time=80, a =000000000000000000000000010001001, b=0111111111111100011100000000001, carry_in=0, result=0000000000000000000000000000001, equal=0
# time=100, a =000000000000000000000000010001001, b=1111111111111100011100000000001, carry_in=0, result=00000000000000011100011101110110, equal=0
# time=120, a =000000000000000000000000010001001, b=1111111111111100011100000000001, carry_in=0, result=0000000000000000000000000000001, equal=0
# time=140, a =0000000000000000000000000000000, b=0000000000000000000000000000000, carry_in=0, result=0000000000000000000000000000000, equal=1
```

INSTRUCTION MEMORY

```
VSIM 5> step -current
# time = 0, PC = 4, instruction = 0001101111010001
# time = 20, PC = 1, instruction = 1001001011000110
# time = 40, PC = 2, instruction = 1000001101000110
# time = 60, PC = 7, instruction = 0001101001011101
# time = 80, PC = 3, instruction = 0101011101000001
# time = 100, PC = 5, instruction = 0001101001010001
```

INSTRUCTION DECODER

```
Transcript
VSIM 5> step -current
# instruction=0000010000010000, opcode=0000, Rs=010, Rt=000, Rd=010, func=000, immediate=010000
# instruction=0000100110111001, opcode=0000, Rs=100, Rt=110, Rd=111, func=001, immediate=111001
# instruction=0000010100001010, opcode=0000, Rs=010, Rt=100, Rd=001, func=010, immediate=001010
# instruction=0000100010111011, opcode=0000, Rs=100, Rt=010, Rd=111, func=011, immediate=111011
# instruction=0000010110010100, opcode=0000, Rs=010, Rt=110, Rd=010, func=100, immediate=010100
# instruction=0000100110111101, opcode=0000, Rs=100, Rt=110, Rd=111, func=101, immediate=111101
# instruction=0001010100001110, opcode=0001, Rs=010, Rt=100, Rd=001, func=110, immediate=001110
# instruction=0010010101011000, opcode=0010, Rs=010, Rt=101, Rd=011, func=000, immediate=011000
# instruction=0011010101011000, opcode=0011, Rs=010, Rt=101, Rd=011, func=000, immediate=011000
# instruction=0100010001011110, opcode=0100, Rs=010, Rt=001, Rd=011, func=110, immediate=011110
# instruction=0101010000011011, opcode=0101, Rs=010, Rt=000, Rd=011, func=011, immediate=011011
```

ALU CONTROL

Transcript

```
# time = 0, ALUop = 000, func = 000, ALUctr = 110 <--> ALU CONTROL TEST
# time = 20, ALUop = 000, func = 001, ALUctr = 000 <--> ALU CONTROL TEST
# time = 40, ALUop = 000, func = 010, ALUctr = 010 <--> ALU CONTROL TEST
# time = 60, ALUop = 000, func = 011, ALUctr = 001 <--> ALU CONTROL TEST
# time = 80, ALUop = 000, func = 100, ALUctr = 101 <--> ALU CONTROL TEST
# time = 100, ALUop = 000, func = 101, ALUctr = 111 <--> ALU CONTROL TEST
# time = 120, ALUop = 001, func = 001, ALUctr = 000 <--> ALU CONTROL TEST
# time = 140, ALUop = 010, func = 000, ALUctr = 110 <--> ALU CONTROL TEST
# time = 160, ALUop = 011, func = 000, ALUctr = 010 <--> ALU CONTROL TEST
# time = 180, ALUop = 101, func = 010, ALUctr = 101 <--> ALU CONTROL TEST
# time = 200, ALUop = 110, func = 010, ALUctr = 111 <--> ALU CONTROL TEST
# time = 220, ALUop = 111, func = 011, ALUctr = 100 <--> ALU CONTROL TEST
```

CONTROL UNIT

current

```
opcode = 0000, RegDst = 1, ALUSrc = 0, MemtoReg = 0, RegWrite = 1, MemRead = 0, MemWrite = 0, Branch = 0, BranchNotEqual = 0, ALUOp = 000 <
opcode = 0001, RegDst = 0, ALUSrc = 1, MemtoReg = 0, RegWrite = 1, MemRead = 0, MemWrite = 0, Branch = 0, BranchNotEqual = 0, ALUOp = 001 <
opcode = 0010, RegDst = 0, ALUSrc = 1, MemtoReg = 0, RegWrite = 1, MemRead = 0, MemWrite = 0, Branch = 0, BranchNotEqual = 0, ALUOp = 010 <
opcode = 0011, RegDst = 0, ALUSrc = 1, MemtoReg = 0, RegWrite = 1, MemRead = 0, MemWrite = 0, Branch = 0, BranchNotEqual = 0, ALUOp = 110 <
opcode = 0100, RegDst = 0, ALUSrc = 1, MemtoReg = 0, RegWrite = 1, MemRead = 0, MemWrite = 0, Branch = 0, BranchNotEqual = 0, ALUOp = 101 <
, opcode = 0101, RegDst = 0, ALUSrc = 0, MemtoReg = 0, RegWrite = 0, MemRead = 0, MemWrite = 0, Branch = 1, BranchNotEqual = 0, ALUOp = 011
, opcode = 0110, RegDst = 0, ALUSrc = 0, MemtoReg = 0, RegWrite = 0, MemRead = 0, MemWrite = 0, Branch = 0, BranchNotEqual = 1, ALUOp = 011
, opcode = 0111, RegDst = 0, ALUSrc = 1, MemtoReg = 0, RegWrite = 1, MemRead = 0, MemWrite = 0, Branch = 0, BranchNotEqual = 0, ALUOp = 111 <
, opcode = 1000, RegDst = 0, ALUSrc = 1, MemtoReg = 1, RegWrite = 1, MemRead = 1, MemWrite = 0, Branch = 0, BranchNotEqual = 0, ALUOp = 001
, opcode = 1001, RegDst = 0, ALUSrc = 1, MemtoReg = 0, RegWrite = 0, MemRead = 0, MemWrite = 1, Branch = 0, BranchNotEqual = 0, ALUOp = 001
```

MIPS REGISTER

[illegible]


DATA MEMORY

time = 0 -> LW

time = 300 -> SW (time = 100, 200 -> display old value)

```
Transcript
VSIM 5> step -current
# time = 0, address = 000000000000000000000000000010, write data = 000000000000000000001111111111
# MemRead = 1, MemWrite = 0,
# Read Data = 00000000000000000000000000000010
#
# time = 100, address = 000000000000000000000000000011, write data = 01000000000000000011111111110000
# MemRead = 1, MemWrite = 0,
# Read Data = 00000000000000000000000000000011
#
# time = 200, address = 000000000000000000000000000011, write data = 01000000000000000011111111110000
# MemRead = 0, MemWrite = 1,
# Read Data = 00000000000000000000000000000011
#
# time = 300, address = 000000000000000000000000000011, write data = 01000000000000000011111111110000
# MemRead = 1, MemWrite = 0,
# Read Data = 01000000000000000011111111110000
```


EXAMPLE



Transcript

File Edit View Bookmarks Window Help

Transcript



```
# Instruction: 000001010011000
# Opcode: 0000, Rs: 001, Rt: 010, Rd:011, func: 000, immediate: 011000 , equal: 0
# sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: 0, Branch: 0, BranchNotEqual: 0, MemtoReg: 0, ALUSrc: 0, ALUctr: 110, RegDst: 1, ALUop: 000, clock: 1
# Memory: read_data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, address: 00000000000000000000000000010, write_data: 00000000000000000000000000010010
# Register: read_data_1: 0000000000000000000000000001010, read_data_2: 00000000000000000000000000010010, write_data: 00000000000000000000000000010
#
# Instruction: 000001010011000
# Opcode: 0000, Rs: 001, Rt: 010, Rd:011, func: 000, immediate: 011000 , equal: 0
# sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: 0, Branch: 0, BranchNotEqual: 0, MemtoReg: 0, ALUSrc: 0, ALUctr: 110, RegDst: 1, ALUop: 000, clock: 0
# Memory: read_data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, address: 00000000000000000000000000010, write_data: 00000000000000000000000000010010
# Register: read_data_1: 0000000000000000000000000001010, read_data_2: 00000000000000000000000000010010, write_data: 00000000000000000000000000010
#
# Instruction: 1001001011000110
# Opcode: 1001, Rs: 001, Rt: 011, Rd:000, func: 110, immediate: 000110 , equal: 0
# sig_reg_write: 0, sig_mem_write: 1, sig_mem_read: 0, Branch: 0, BranchNotEqual: 0, MemtoReg: 0, ALUSrc: 1, ALUctr: 000, RegDst: 0, ALUop: 001, clock: 1
# Memory: read_data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, address: 00000000000000000000000000010000, write_data: 00000000000000000000000000000010
# Register: read_data_1: 0000000000000000000000000000001010, read_data_2: 000000000000000000000000000000010, write_data: 00000000000000000000000000010000
#
# Instruction: 1001001011000110
# Opcode: 1001, Rs: 001, Rt: 011, Rd:000, func: 110, immediate: 000110 , equal: 0
# sig_reg_write: 0, sig_mem_write: 1, sig_mem_read: 0, Branch: 0, BranchNotEqual: 0, MemtoReg: 0, ALUSrc: 1, ALUctr: 000, RegDst: 0, ALUop: 001, clock: 0
# Memory: read_data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, address: 00000000000000000000000000010000, write_data: 00000000000000000000000000000010
# Register: read_data_1: 0000000000000000000000000000001010, read_data_2: 000000000000000000000000000000010, write_data: 00000000000000000000000000010000
#
# Instruction: 1000001101000110
# Opcode: 1000, Rs: 001, Rt: 101, Rd:000, func: 110, immediate: 000110 , equal: 0
# sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: 1, Branch: 0, BranchNotEqual: 0, MemtoReg: 1, ALUSrc: 1, ALUctr: 000, RegDst: 0, ALUop: 001, clock: 1
# Memory: read_data: 000000000000000000000000000000010, address: 00000000000000000000000000010000, write_data: 000000000000000000000000000100101
# Register: read_data_1: 0000000000000000000000000000001010, read_data_2: 000000000000000000000000000100101, write_data: 000000000000000000000000000000010
#
# Instruction: 1000001101000110
# Opcode: 1000, Rs: 001, Rt: 101, Rd:000, func: 110, immediate: 000110 , equal: 0
# sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: 1, Branch: 0, BranchNotEqual: 0, MemtoReg: 1, ALUSrc: 1, ALUctr: 000, RegDst: 0, ALUop: 001, clock: 0
# Memory: read_data: 000000000000000000000000000000010, address: 00000000000000000000000000010000, write_data: 000000000000000000000000000100101
# Register: read_data_1: 0000000000000000000000000000001010, read_data_2: 000000000000000000000000000100101, write_data: 000000000000000000000000000000010
#
# Instruction: 0101011101000001
# Opcode: 0101, Rs: 011, Rt: 101, Rd:000, func: 001, immediate: 000001 , equal: 1
# sig_reg_write: 0, sig_mem_write: 0, sig_mem_read: 0, Branch: 1, BranchNotEqual: 0, MemtoReg: 0, ALUSrc: 0, ALUctr: 010, RegDst: 0, ALUop: 011, clock: 1
# Memory: read_data: 000000000000000000000000000000010, address: 00000000000000000000000000000000, write_data: 00000000000000000000000000000010
# Register: read_data_1: 000000000000000000000000000000010, read_data_2: 000000000000000000000000000000010, write_data: 00000000000000000000000000000000
#
# Instruction: 0101011101000001
# Opcode: 0101, Rs: 011, Rt: 101, Rd:000, func: 001, immediate: 000001 , equal: 1
# sig_reg_write: 0, sig_mem_write: 0, sig_mem_read: 0, Branch: 1, BranchNotEqual: 0, MemtoReg: 0, ALUSrc: 0, ALUctr: 010, RegDst: 0, ALUop: 011, clock: 0
# Memory: read_data: 000000000000000000000000000000010, address: 00000000000000000000000000000000, write_data: 00000000000000000000000000000010
# Register: read_data_1: 000000000000000000000000000000010, read_data_2: 000000000000000000000000000000010, write_data: 00000000000000000000000000000000
```

[illegible]

[illegible]

```
# Instruction: 0000111001110011
# Opcode: 0000, Rs: l1l, Rt: 00l, Rd:l10, func: 0ll, immediate: 110011 , equal: 0
# sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: 0, Branch: 0, BranchNotEqual: 0, MemtoReg: 0, ALUSrc: 0, ALUctr: 00l, RegDst: 1, ALUop: 000, clock: 1
# Memory: read_data: 00000000000000000000000000000010, address: 000000000000000000000000101000l, write_data: 000000000000000000000000010110
# Register: read_data_1: 000000000000000000000000100011l, read_data_2: 000000000000000000000000010110, write_data: 000000000000000000000000101000l
#
# Instruction: 0000111001110011
# Opcode: 0000, Rs: l1l, Rt: 00l, Rd:l10, func: 0ll, immediate: 110011 , equal: 0
# sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: 0, Branch: 0, BranchNotEqual: 0, MemtoReg: 0, ALUSrc: 0, ALUctr: 00l, RegDst: 1, ALUop: 000, clock: 0
# Memory: read_data: 00000000000000000000000000000010, address: 000000000000000000000000101000l, write_data: 000000000000000000000000010110
# Register: read_data_1: 000000000000000000000000100011l, read_data_2: 000000000000000000000000010110, write_data: 000000000000000000000000101000l
#
# Instruction: 0000111011100100
# Opcode: 0000, Rs: l1l, Rt: 01l, Rd:l00, func: 100, immediate: 100100 , equal: 0
# sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: 0, Branch: 0, BranchNotEqual: 0, MemtoReg: 0, ALUSrc: 0, ALUctr: 10l, RegDst: 1, ALUop: 000, clock: 1
# Memory: read_data: 00000000000000000000000000000010, address: 1111111111111111111111111011000, write_data: 00000000000000000000000001000101
# Register: read_data_1: 0000000000000000000000000100011l, read_data_2: 00000000000000000000000001000101, write_data: 1111111111111111111111111011000
#
# Instruction: 0000111011100100
# Opcode: 0000, Rs: l1l, Rt: 01l, Rd:l00, func: 100, immediate: 100100 , equal: 0
# sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: 0, Branch: 0, BranchNotEqual: 0, MemtoReg: 0, ALUSrc: 0, ALUctr: 10l, RegDst: 1, ALUop: 000, clock: 0
# Memory: read_data: 00000000000000000000000000000010, address: 1111111111111111111111111011000, write_data: 00000000000000000000000001000101
# Register: read_data_1: 0000000000000000000000000100011l, read_data_2: 00000000000000000000000001000101, write_data: 1111111111111111111111111011000
#
# Instruction: 0000111001101100
# Opcode: 0000, Rs: l1l, Rt: 00l, Rd:l01, func: 100, immediate: 101100 , equal: 0
# sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: 0, Branch: 0, BranchNotEqual: 0, MemtoReg: 0, ALUSrc: 0, ALUctr: 10l, RegDst: 1, ALUop: 000, clock: 1
# Memory: read_data: 00000000000000000000000000000010, address: 1111111111111111111111111010100, write_data: 000000000000000000000000010110
# Register: read_data_1: 0000000000000000000000000100011l, read_data_2: 000000000000000000000000010110, write_data: 1111111111111111111111111010100
#
# Instruction: 0000111001101100
# Opcode: 0000, Rs: l1l, Rt: 00l, Rd:l01, func: 100, immediate: 101100 , equal: 0
# sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: 0, Branch: 0, BranchNotEqual: 0, MemtoReg: 0, ALUSrc: 0, ALUctr: 10l, RegDst: 1, ALUop: 000, clock: 0
# Memory: read_data: 00000000000000000000000000000010, address: 1111111111111111111111111010100, write_data: 000000000000000000000000010110
# Register: read_data_1: 0000000000000000000000000100011l, read_data_2: 000000000000000000000000010110, write_data: 1111111111111111111111111010100
#
# Instruction: 0000001110010101
# Opcode: 0000, Rs: 00l, Rt: l10, Rd:010, func: 10l, immediate: 010101 , equal: 0
# sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: 0, Branch: 0, BranchNotEqual: 0, MemtoReg: 0, ALUSrc: 0, ALUctr: 11l, RegDst: 1, ALUop: 000, clock: 1
# Memory: read_data: 00000000000000000000000000000010, address: 0000000000000000000000000101011, write_data: 00000000000000000000000001010001
# Register: read_data_1: 000000000000000000000000010110, read_data_2: 0000000000000000000000000101000l, write_data: 000000000000000000000000010111
#
# Instruction: 0000001110010101
# Opcode: 0000, Rs: 00l, Rt: l10, Rd:010, func: 10l, immediate: 010101 , equal: 0
# sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: 0, Branch: 0, BranchNotEqual: 0, MemtoReg: 0, ALUSrc: 0, ALUctr: 11l, RegDst: 1, ALUop: 000, clock: 0
# Memory: read_data: 00000000000000000000000000000010, address: 0000000000000000000000000101011, write_data: 00000000000000000000000001010001
# Register: read_data_1: 000000000000000000000000010110, read_data_2: 0000000000000000000000000101000l, write_data: 000000000000000000000000010111
```

[illegible]


```
# Instruction: 0011001011101010
# Opcode: 0011, Rs: 001, Rt: 011, Rd:101, func: 010, immediate: 101010 , equal: 0
# sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: 0, Branch: 0, BranchNotEqual: 0, MemtoReg: 0, ALUSrc: 1, ALUctr: 111, RegDst: 0, ALUop: 110, clock: 1
# Memory: read_data: 0000000000000000000000000000010, address: 1111111111111111111110111010, write_data: 000000000000000000000000100000
# Register: read_data_1: 1111111111111111111110111000, read_data_2: 000000000000000000000000100000, write_data: 1111111111111111111110111010
#
# Instruction: 0011001011101010
# Opcode: 0011, Rs: 001, Rt: 011, Rd:101, func: 010, immediate: 101010 , equal: 0
# sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: 0, Branch: 0, BranchNotEqual: 0, MemtoReg: 0, ALUSrc: 1, ALUctr: 111, RegDst: 0, ALUop: 110, clock: 0
# Memory: read_data: 0000000000000000000000000000010, address: 1111111111111111111110111010, write_data: 000000000000000000000000100000
# Register: read_data_1: 1111111111111111111110111000, read_data_2: 000000000000000000000000100000, write_data: 1111111111111111111110111010
#
# Instruction: 0100101001111000
# Opcode: 0100, Rs: 101, Rt: 001, Rd:111, func: 000, immediate: 111000 , equal: 0
# sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: 0, Branch: 0, BranchNotEqual: 0, MemtoReg: 0, ALUSrc: 1, ALUctr: 101, RegDst: 0, ALUop: 101, clock: 1
# Memory: read_data: 0000000000000000000000000000010, address: 0000000000000000000000001000111, write_data: 1111111111111111111110111000
# Register: read_data_1: 1111111111111111111110101000, read_data_2: 1111111111111111111110111000, write_data: 0000000000000000000000001000111
#
# Instruction: 0100101001111000
# Opcode: 0100, Rs: 101, Rt: 001, Rd:111, func: 000, immediate: 111000 , equal: 0
# sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: 0, Branch: 0, BranchNotEqual: 0, MemtoReg: 0, ALUSrc: 1, ALUctr: 101, RegDst: 0, ALUop: 101, clock: 0
# Memory: read_data: 0000000000000000000000000000010, address: 0000000000000000000000001000111, write_data: 1111111111111111111110111000
# Register: read_data_1: 1111111111111111111110101000, read_data_2: 1111111111111111111110111000, write_data: 0000000000000000000000001000111
#
# Instruction: 0100001011100010
# Opcode: 0100, Rs: 001, Rt: 011, Rd:100, func: 010, immediate: 100010 , equal: 0
# sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: 0, Branch: 0, BranchNotEqual: 0, MemtoReg: 0, ALUSrc: 1, ALUctr: 101, RegDst: 0, ALUop: 101, clock: 1
# Memory: read_data: 0000000000000000000000000000010, address: 1111111111111111111110011000, write_data: 1111111111111111111110111010
# Register: read_data_1: 0000000000000000000000001000111, read_data_2: 1111111111111111111110111010, write_data: 1111111111111111111110011000
#
# Instruction: 0100001011100010
# Opcode: 0100, Rs: 001, Rt: 011, Rd:100, func: 010, immediate: 100010 , equal: 0
# sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: 0, Branch: 0, BranchNotEqual: 0, MemtoReg: 0, ALUSrc: 1, ALUctr: 101, RegDst: 0, ALUop: 101, clock: 0
# Memory: read_data: 0000000000000000000000000000010, address: 1111111111111111111110011000, write_data: 1111111111111111111110111010
# Register: read_data_1: 0000000000000000000000001000111, read_data_2: 1111111111111111111110111010, write_data: 1111111111111111111110011000
#
# Instruction: 0111001100111000
# Opcode: 0111, Rs: 001, Rt: 100, Rd:111, func: 000, immediate: 111000 , equal: 1
# sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: 0, Branch: 0, BranchNotEqual: 0, MemtoReg: 0, ALUSrc: 1, ALUctr: 100, RegDst: 0, ALUop: 111, clock: 1
# Memory: read_data: 0000000000000000000000000000010, address: 0000000000000000000000000000000, write_data: 1111111111111111111110111000
# Register: read_data_1: 0000000000000000000000001000111, read_data_2: 1111111111111111111110111000, write_data: 0000000000000000000000000000000
#
# Instruction: 0111001100111000
# Opcode: 0111, Rs: 001, Rt: 100, Rd:111, func: 000, immediate: 111000 , equal: 1
# sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: 0, Branch: 0, BranchNotEqual: 0, MemtoReg: 0, ALUSrc: 1, ALUctr: 100, RegDst: 0, ALUop: 111, clock: 0
# Memory: read_data: 0000000000000000000000000000010, address: 0000000000000000000000000000000, write_data: 1111111111111111111110111000
# Register: read_data_1: 0000000000000000000000001000111, read_data_2: 1111111111111111111110111000, write_data: 0000000000000000000000000000000
```

```

# Instruction: 0111100101100010
# Opcode: 0111, Rs: 100, Rt: 101, Rd:100, func: 010, immediate: 100010, equal: 1
# sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: 0, Branch: 0, BranchNotEqual: 0, MemtoReg: 0, ALUSrc: 1, ALUctr: 100, RegDst: 0, ALUop: 111, clock: 1
# Memory: read_data: 00000000000000000000000000000010, address: 00000000000000000000000000000000, write_data: 111111111111111111111110101000
# Register: read_data_1: 00000000000000000000000000000000, read_data_2: 111111111111111111111110101000, write_data: 00000000000000000000000000000000
#
# Instruction: 0111100101100010
# Opcode: 0111, Rs: 100, Rt: 101, Rd:100, func: 010, immediate: 100010, equal: 1
# sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: 0, Branch: 0, BranchNotEqual: 0, MemtoReg: 0, ALUSrc: 1, ALUctr: 100, RegDst: 0, ALUop: 111, clock: 0
# Memory: read_data: 000000000000000000000000000000010, address: 00000000000000000000000000000000, write_data: 11111111111111111111111110101000
# Register: read_data_1: 00000000000000000000000000000000, read_data_2: 11111111111111111111111110101000, write_data: 00000000000000000000000000000000
#
# Instruction: 1001101111000111
# Opcode: 1001, Rs: 101, Rt: 111, Rd:000, func: 111, immediate: 000111, equal: 0
# sig_reg_write: 0, sig_mem_write: 1, sig_mem_read: 0, Branch: 0, BranchNotEqual: 0, MemtoReg: 0, ALUSrc: 1, ALUctr: 000, RegDst: 0, ALUop: 001, clock: 1
# Memory: read_data: 000000000000000000000000000000010, address: 00000000000000000000000000000011, write_data: 00000000000000000000000001010111
# Register: read_data_1: 00000000000000000000000000000000, read_data_2: 00000000000000000000000001010111, write_data: 00000000000000000000000000000011
#
# Instruction: 1001101111000111
# Opcode: 1001, Rs: 101, Rt: 111, Rd:000, func: 111, immediate: 000111, equal: 0
# sig_reg_write: 0, sig_mem_write: 1, sig_mem_read: 0, Branch: 0, BranchNotEqual: 0, MemtoReg: 0, ALUSrc: 1, ALUctr: 000, RegDst: 0, ALUop: 001, clock: 0
# Memory: read_data: 000000000000000000000000000000010, address: 00000000000000000000000000000011, write_data: 00000000000000000000000001010111
# Register: read_data_1: 00000000000000000000000000000000, read_data_2: 00000000000000000000000001010111, write_data: 00000000000000000000000000000011
#
# Instruction: 1000101001000111
# Opcode: 1000, Rs: 101, Rt: 001, Rd:000, func: 111, immediate: 000111, equal: 0
# sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: 1, Branch: 0, BranchNotEqual: 0, MemtoReg: 1, ALUSrc: 1, ALUctr: 000, RegDst: 0, ALUop: 001, clock: 1
# Memory: read_data: 0000000000000000000000000001010111, address: 00000000000000000000000000000011, write_data: 00000000000000000000000001000111
# Register: read_data_1: 00000000000000000000000000000000, read_data_2: 0000000000000000000000000001000111, write_data: 0000000000000000000000000000010111
#
# Instruction: 1000101001000111
# Opcode: 1000, Rs: 101, Rt: 001, Rd:000, func: 111, immediate: 000111, equal: 0
# sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: 1, Branch: 0, BranchNotEqual: 0, MemtoReg: 1, ALUSrc: 1, ALUctr: 000, RegDst: 0, ALUop: 001, clock: 0
# Memory: read_data: 0000000000000000000000000000010111, address: 00000000000000000000000000000011, write_data: 00000000000000000000000001000111
# Register: read_data_1: 00000000000000000000000000000000, read_data_2: 0000000000000000000000000001000111, write_data: 0000000000000000000000000000010111
#
# Instruction: 0000000000000000
# Opcode: 0000, Rs: 000, Rt: 000, Rd:000, func: 000, immediate: 000000, equal: 1
# sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: 0, Branch: 0, BranchNotEqual: 0, MemtoReg: 0, ALUSrc: 0, ALUctr: 110, RegDst: 1, ALUop: 000, clock: 1
# Memory: read_data: 0000000000000000000000000000010111, address: 00000000000000000000000000000000, write_data: 00000000000000000000000000000000
# Register: read_data_1: 00000000000000000000000000000000, read_data_2: 00000000000000000000000000000000, write_data: 00000000000000000000000000000000
#
# Instruction: 0000000000000000
# Opcode: 0000, Rs: 000, Rt: 000, Rd:000, func: 000, immediate: 000000, equal: 1
# sig_reg_write: 1, sig_mem_write: 0, sig_mem_read: 0, Branch: 0, BranchNotEqual: 0, MemtoReg: 0, ALUSrc: 0, ALUctr: 110, RegDst: 1, ALUop: 000, clock: 0
# Memory: read_data: 0000000000000000000000000000010111, address: 00000000000000000000000000000000, write_data: 00000000000000000000000000000000
# Register: read_data_1: 00000000000000000000000000000000, read_data_2: 00000000000000000000000000000000, write_data: 00000000000000000000000000000000

```