RAPOR

and module.v, or module.v, xor module.v, nor module.v:

I used and, or, xor, nor operators in their files with for loops.

half_adder.v, full_adder.v:

These are used for adder.v. (They are operating 1 bit.)

adder.v:

I made both subtraction and addition in this file.

"sub" is used to select subtraction operation. Subtraction aluop code is 010. After generating sub, I xor'ed sub with second number. Finally, I called 1 bit full adders in for loop.

slt.v:

I subtracted the numbers (called adder.v with appropriate select signal -010 for sub) and putting the most significant bit into the result.

alu32.v: (Instead of multiplying, I call set less than 2 times in a row.)

I call all modules in order and I transferred return value to another value. After this, I send results (came from modules) with appropriate signals to 8:3 mux.


mult32.v: (NOT COMPLETED)

I call control.v and operate adding and shifting process with "write_enable" and "shift" signals. I use 2:1 mux seperately for these processes. Unfortunately, that's it.

control.v: (NOT COMPLETED)

According to Karnough map, I assigned next state, present state, write, srl and done. States change according to the clock cycle.

SeFo Gigek 1801042657



lsb: least significant bit It: less than 32


2	st so lish It write orl done no no	
	000000000000	
A	0 0 0 1 0 0 0 1 0	
	001000000	1
	0011000001	
	0 1 0 0 1 0 0 1 0	
B	0 1 0 1 1 0 0 1 0	
	0 1 1 1 1 1 0 0 1 0	
	1 0 6 6	
C	1 0 0 1 1 0 (1) (1)	
	1010 000	
_	10110000	
D	1 1 0 0 0 0 0 0	
	1 1 0 0 0 1 X X	

3 Karnough map is not required for write, sol and done, because expression can be easily acquired by truth table.


<u></u>										
5150/15bit	00	01	11	10						
00	1	1	0	0						
01	1	1)	1	1						
11	0	0	0	0						
10	1	0	6	(1						
\[\si = \si' \sb' + \si' \s 0 + \si \s 0' \f'										

		00							
5150 \lsb 17	100	101	111	110					
00	0	0	1	1)					
01	0	0	0	0					
11	0	0	0	0					
10	1)	0	0	9					
n0 = s1's0' sb + s1s0' +'									


ADD




SUB




XOR




SLT




AND



OR



NOR



ALU

