RAPOR

mips32.v:

It is where the modules are called respectively. At the end of the module, the operations are printed on the screen and PC transfer is made.

instruction_memory.v:

- Read infos from "instructions.txt", assign them to instruction_mem (2d reg).
- At posedge clock, assign instruction_mem[PC] (new instruction) to instruction.

instruction_decoder.v:

Fragmentation of instruction. (opcode, rs, rt, rd, func, immediate)

input: [15:0] instruction;

outputs: [3:0] opcode; [2:0] Rs, Rt, Rd, func; [5:0] immediate;

mips_registers.v:

- Generate zero signal for not to write to zero register.
- Read infos from "registers.txt", assign them to registers (2d reg).
- Datas can always be read from registers. <---> always @(*)
- At posedge clock, if signal_reg_write is 1 and write_reg is not equal to zero reg, assign write_data to registers[write_reg].
- At negedge clock, if signal_reg_write is 1, write registers to "registers.txt".

data_memory.v:

- Read infos from "data.txt", assign them to data_mem (2d reg).
- If MemRead signal is 1, assign data_mem[address] to read_data.
- If MemWrite signal is 1, assign write_data to data_mem[address].
- Write data memory to "data.txt"

zero extender.v:

Convert 6 bit immediate to 32 bit with zero extension.

sign_extender.v:

Convert 6 bit immediate to 32 bit with sign extension.

program_counter.v:

This module is not used. Although it gives the correct result, PC gives an error when assigning new PC to the old PC. So that, I made a manual assignment to old PC.

alu_32.v:

ALU from previous homework. (Just added equal signal for branch instructions)

ALU_control.v:

Generates 3-bit control signal with incoming opcode and function. (boolean expressions come from the table)

control_unit.v:

It generates the necessary signals with given opcode.(boolean expressions come from the table)

opcode	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001
	R-type	addi	andi	ori	nori	beq	bne	slti	lw	sw
RegDst	1	0	0	0	0	X	X	0	0	X
ALUSrc	0	1	1	1	1	0	0	1	1	1
MemtoReg	0	0	0	0	0	X	X	X	1	X
RegWrite	1	1	1	1	1	0	0	1	1	0
MemRead	0	0	0	0	0	0	0	0	1	0
MemWrite	0	0	0	0	0	0	0	0	0	1
Branch	<u>0</u>	0	<u>0</u>	0	0	1	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>
BranchNotEqual	<u>0</u>	<u>0</u>	0	0	<u>0</u>	0	1	0	<u>0</u>	<u>0</u>
ALUop	R-type	Add	And	Or	Nor	Sub	Sub	Slt	Add	Add
ALUop0	0	1	0	0	1	1	1	1	1	1
ALUop1	0	0	1	1	0	1	1	1	0	0
ALUop2	0	0	0	1	1	0	0	1	0	0

ori = op3' op2' op1 op0

nori = op3' op2 op1' op0'

beq = op3' op2 op1' op0

bne = op3' op2 op1 op0'

slti = op3' op2 op1 op0

lw = op3 op2' op1' op0'

sw = op3 op2' op1' op0

RegDst = R-type

ALUSrc = addi + andi + ori + nori + slti + lw + sw

MemtoReg = lw

RegWrite = R-type + addi + andi + ori + nori + slti + lw

MemRead = lw

MemWrite = sw

Branch = beq

BranchNotEqual = bne

ALUop2	ALUop1	ALUop0	<u>F2</u>	<u>F1</u>	<u>F0</u>	Operation
<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>110</u>
<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>1</u>	<u>000</u>
<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>1</u>	<u>0</u>	<u>010</u>
<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>1</u>	<u>1</u>	<u>001</u>
<u>0</u>	<u>0</u>	<u>0</u>	<u>1</u>	<u>0</u>	<u>0</u>	<u>101</u>
<u>0</u>	<u>0</u>	<u>0</u>	<u>1</u>	<u>0</u>	<u>1</u>	<u>111</u>
<u>0</u>	<u>0</u>	<u>1</u>	<u>X</u>	<u>X</u>	<u>X</u>	<u>000</u>
<u>0</u>	<u>1</u>	<u>0</u>	<u>X</u>	<u>X</u>	<u>X</u>	<u>110</u>
<u>0</u>	<u>1</u>	<u>1</u>	<u>X</u>	<u>X</u>	<u>X</u>	<u>010</u>
<u>1</u>	<u>0</u>	<u>1</u>	<u>X</u>	<u>X</u>	<u>X</u>	<u>101</u>
<u>1</u>	<u>1</u>	<u>0</u>	<u>X</u>	<u>X</u>	<u>X</u>	<u>111</u>
<u>1</u>	<u>1</u>	<u>1</u>	<u>X</u>	<u>X</u>	<u>X</u>	<u>100</u>

ALUctr2 = ALUop1ALUop0' + ALUop2ALUop0 + ALUop1'ALUop0'F2F1' + ALUop1'ALUop0'F1'F0'

ALUctr1 = ALUop2'ALUop1 + ALUop2ALUop0' + ALUop1'ALUop0'F2F0

+ ALUop1'ALUop0' F2'F0'

ALUctr0 = ALUop1'ALUop0'F2F1' + ALUop1'ALUop0'F2'F1F0 + ALUop2ALUop1 ALUop0' + ALUop2ALUop1'ALUop0

ZERO EXTENDER

SIGN EXTENDER

ALU

INSTRUCTION MEMORY

```
VSIM 5> step -current

# time = 0, PC = 4, instruction = 0001101111010001

# time = 20, PC = 1, instruction = 1001001011000110

# time = 40, PC = 2, instruction = 1000001101000110

# time = 60, PC = 7, instruction = 0001101001011101

# time = 80, PC = 3, instruction = 0101011101000001

# time = 100, PC = 5, instruction = 00011010010100001
```

INSTRUCTION DECODER

```
VSIM 5> step -current

# instruction=00000100001010111001, opcode=0000, Rs=010, Rt=000, Rd=010, func=000, immediate=010000
# instruction=0000101010111001, opcode=0000, Rs=100, Rt=110, Rd=111, func=001, immediate=111001
# instruction=000001010001011011, opcode=0000, Rs=010, Rt=100, Rd=001, func=010, immediate=010100
# instruction=000010101011011, opcode=0000, Rs=100, Rt=010, Rd=011, func=011, immediate=111011
# instruction=0000010110010100, opcode=0000, Rs=010, Rt=110, Rd=010, func=100, immediate=010100
# instruction=000010110111101, opcode=0000, Rs=100, Rt=110, Rd=011, func=101, immediate=111101
# instruction=00101010100001110, opcode=0001, Rs=010, Rt=100, Rd=001, func=110, immediate=011100
# instruction=00100101010101000, opcode=0011, Rs=010, Rt=101, Rd=011, func=000, immediate=011000
# instruction=00101010101010100, opcode=0011, Rs=010, Rt=101, Rd=011, func=000, immediate=011000
# instruction=010001001011110, opcode=0100, Rs=010, Rt=001, Rd=011, func=110, immediate=011110
# instruction=01010100000010111, opcode=0101, Rs=010, Rt=001, Rd=011, func=110, immediate=011110
# instruction=01010100000011011, opcode=0101, Rs=010, Rt=001, Rd=011, func=110, immediate=011110
# instruction=01010100000011011, opcode=0101, Rs=010, Rt=001, Rd=011, func=011, immediate=011110
```

ALU CONTROL

```
# time = 0, ALUop = 000, func = 000, ALUctr = 110 <--> ALU CONTROL TEST
# time = 20, ALUop = 000, func = 001, ALUctr = 000 <--> ALU CONTROL TEST
# time = 40, ALUop = 000, func = 010, ALUctr = 010 <--> ALU CONTROL TEST
# time = 60, ALUop = 000, func = 011, ALUctr = 001 <--> ALU CONTROL TEST
# time = 80, ALUop = 000, func = 100, ALUctr = 101 <--> ALU CONTROL TEST
# time = 100, ALUop = 000, func = 101, ALUctr = 111 <--> ALU CONTROL TEST
# time = 120, ALUop = 001, func = 001, ALUctr = 000 <--> ALU CONTROL TEST
# time = 140, ALUop = 010, func = 000, ALUctr = 110 <--> ALU CONTROL TEST
# time = 160, ALUop = 011, func = 000, ALUctr = 110 <--> ALU CONTROL TEST
# time = 180, ALUop = 101, func = 010, ALUctr = 101 <--> ALU CONTROL TEST
# time = 200, ALUop = 101, func = 010, ALUctr = 111 <--> ALU CONTROL TEST
# time = 200, ALUop = 110, func = 010, ALUctr = 111 <--> ALU CONTROL TEST
# time = 220, ALUop = 111, func = 011, ALUctr = 100 <--> ALU CONTROL TEST
```

CONTROL UNIT

```
current

opcode = 0000, RegDst = 1, ALUSrc = 0, MemtoReg = 0, RegWrite = 1, MemRead = 0, MemWrite = 0, Branch = 0, BranchNotEqual = 0, ALUop = 000 <
opcode = 0001, RegDst = 0, ALUSrc = 1, MemtoReg = 0, RegWrite = 1, MemRead = 0, MemWrite = 0, Branch = 0, BranchNotEqual = 0, ALUop = 001 <
opcode = 0010, RegDst = 0, ALUSrc = 1, MemtoReg = 0, RegWrite = 1, MemRead = 0, MemWrite = 0, Branch = 0, BranchNotEqual = 0, ALUop = 010 <
opcode = 0011, RegDst = 0, ALUSrc = 1, MemtoReg = 0, RegWrite = 1, MemRead = 0, MemWrite = 0, Branch = 0, BranchNotEqual = 0, ALUop = 110 <
opcode = 0100, RegDst = 0, ALUSrc = 1, MemtoReg = 0, RegWrite = 1, MemRead = 0, MemWrite = 0, Branch = 0, BranchNotEqual = 0, ALUop = 101 <
opcode = 0101, RegDst = 0, ALUSrc = 0, MemtoReg = 0, RegWrite = 0, MemRead = 0, MemWrite = 0, Branch = 1, BranchNotEqual = 0, ALUop = 011 <
opcode = 0110, RegDst = 0, ALUSrc = 0, MemtoReg = 0, RegWrite = 0, MemRead = 0, MemWrite = 0, Branch = 0, BranchNotEqual = 1, ALUop = 011 <
opcode = 0111, RegDst = 0, ALUSrc = 1, MemtoReg = 0, RegWrite = 1, MemRead = 0, MemWrite = 0, Branch = 0, BranchNotEqual = 0, ALUop = 111 <
opcode = 1000, RegDst = 0, ALUSrc = 1, MemtoReg = 1, RegWrite = 1, MemRead = 1, MemWrite = 0, Branch = 0, BranchNotEqual = 0, ALUop = 001 <
opcode = 1001, RegDst = 0, ALUSrc = 1, MemtoReg = 1, RegWrite = 1, MemRead = 1, MemWrite = 0, Branch = 0, BranchNotEqual = 0, ALUop = 001 </p>
```

MIPS REGISTER

DATA MEMORY

time = $0 \rightarrow LW$

time = 300 -> SW (time = 100, 200 -> display old value)

EXAMPLE

■ Transcript

Transcript =

File Edit View Bookmarks Window Help

```
■ • 🚅 🗑 🦈 👙 | ¾ 🗣 🕮 ±2 ₾ | ⊘ • AA $
Instruction: 0000001010011000
Opcode: 0000, Rs: 001, Rt: 010, Rd:011, func: 000, immediate: 011000 , equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, BranchNotEqual: 0, MemtoReg: 0, ALUStr: 0, ALUStr: 110, RegDst: 1, ALUop: 000, clock: 1
Instruction: 0000001010011000
Opcode: 0000, Rs: 001, Rt: 010, Rd:011, func: 000, immediate: 011000 , equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, BranchNotEqual: 0, MemtoReg: 0, ALUStr: 0, ALUStr: 110, RegDst: 1, ALUop: 000, clock: 0
Instruction: 1001001011000110
Opcode: 1001, Rs: 001, Rt: 011, Rd:000, func: 110, immediate: 000110 , equal: 0
sig_reg_write: 0, sig_mem_write: 1, sig_mem_read: 0, Branch: 0, BranchNotEqual: 0, MemtoReg: 0, ALUSrc: 1, ALUctr: 000, RegDst: 0, ALUop: 001, clock: 1
Instruction: 1001001011000110
Opcode: 1001, Rs: 001, Rt: 011, Rd:000, func: 110, immediate: 000110 , equal: 0
sig reg write: 0, sig mem write: 1, sig mem read: 0, Branch: 0, BranchNotEqual: 0, MemtoReg: 0, ALUStrc: 1, ALUStr: 000, RegDst: 0, ALUOp: 001, clock: 0
Instruction: 1000001101000110
Opcode: 1000, Rs: 001, Rt: 101, Rd:000, func: 110, immediate: 000110 , equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 1, Branch: 0, BranchNotEqual: 0, MemtoReg: 1, ALUStr: 1, ALUStr: 000, RegDst: 0, ALUop: 001, clock: 1
Instruction: 1000001101000110
Opcode: 1000, Rs: 001, Rt: 101, Rd:000, func: 110, immediate: 000110 , equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 1, Branch: 0, BranchNotEqual: 0, MemtoReg: 1, ALUSrc: 1, ALUCtr: 000, RegDst: 0, ALUop: 001, clock: 0
Instruction: 0101011101000001
Opcode: 0101, Rs: 011, Rt: 101, Rd:000, func: 001, immediate: 000001 , equal: 1
sig reg write: 0, sig mem write: 0, sig mem read: 0, Branch: 1, BranchNotEqual: 0, MemtoReg: 0, ALUStr: 010, RegDst: 0, ALUotr: 010, RegDst: 0, ALUop: 011, clock: 1
Instruction: 0101011101000001
Opcode: 0101, Rs: 011, Rt: 101, Rd:000, func: 001, immediate: 000001 , equal: 1
sig reg write: 0, sig mem write: 0, sig mem read: 0, Branch: 1, BranchNotEqual: 0, MemtoReg: 0, ALUSrc: 0, ALUSrc: 010, RegDst: 0, ALUop: 011, clock: 0
```

```
Instruction: 0110011101000001
Opcode: 0110, Rs: 011, Rt: 101, Rd:000, func: 001, immediate: 000001 , equal: 1
sig reg write: 0, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, Branch: 1, MemtoReg: 0, ALUSrc: 0, ALUCtr: 010, RegDst: 0, ALUop: 011, clock: 1
Instruction: 0110011101000001
Opcode: 0110, Rs: 011, Rt: 101, Rd:000, func: 001, immediate: 000001 , equal: 1
sig reg write: 0, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, Branch: 1, MemtoReg: 0, ALUSrc: 0, ALUCtr: 010, RegDst: 0, ALUop: 011, clock: 0
Instruction: 0001101110000001
Opcode: 0001, Rs: 101, Rt: 110, Rd:000, func: 001, immediate: 000001, equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 1, ALUctr: 000, RegDst: 0, ALUop: 001, clock: 1
Instruction: 0001101110000001
Opcode: 0001, Rs: 101, Rt: 110, Rd:000, func: 001, immediate: 000001 , equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 1, ALUctr: 000, RegDst: 0, ALUop: 001, clock: 0
Instruction: 0000110010100000
Opcode: 0000, Rs: 110, Rt: 010, Rd:100, func: 000, immediate: 100000 , equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 0, ALUSrc: 110, RegDst: 1, ALUop: 000, clock: 1
Instruction: 0000110010100000
Opcode: 0000, Rs: 110, Rt: 010, Rd:100, func: 000, immediate: 100000 , equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 0, ALUSrc: 110, RegDst: 1, ALUop: 000, clock: 0
Instruction: 0000100010011001
Opcode: 0000, Rs: 100, Rt: 010, Rd:011, func: 001, immediate: 011001 , equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 0, ALUSrc: 000, RegDst: 1, ALUop: 000, clock: 1
Instruction: 0000100010011001
Opcode: 0000, Rs: 100, Rt: 010, Rd:011, func: 001, immediate: 011001 , equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 0, ALUSrc: 000, RegDst: 1, ALUop: 000, clock: 0
```

```
Instruction: 0000100011001001
 Opcode: 0000, Rs: 100, Rt: 011, Rd:001, func: 001, immediate: 001001 , equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 0, ALUctr: 000, RegDst: 1, ALUop: 000, clock: 1
Instruction: 0000100011001001
 Opcode: 0000, Rs: 100, Rt: 011, Rd:001, func: 001, immediate: 001001 , equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 0, ALUctr: 000, RegDst: 1, ALUop: 000, clock: 0
Instruction: 0000101100010010
Opcode: 0000, Rs: 101, Rt: 100, Rd:010, func: 010, immediate: 010010 , equal: 1
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 0, ALUctr: 010, RegDst: 1, ALUop: 000, clock: 1
Instruction: 0000101100010010
Opcode: 0000, Rs: 101, Rt: 100, Rd:010, func: 010, immediate: 010010 , equal: 1
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 0, ALUCtr: 010, RegDst: 1, ALUop: 000, clock: 0
Instruction: 0000111100011010
Opcode: 0000, Rs: 111, Rt: 100, Rd:011, func: 010, immediate: 011010 , equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 0, ALUCtr: 010, RegDst: 1, ALUop: 000, clock: 1
Instruction: 0000111100011010
Opcode: 0000, Rs: 111, Rt: 100, Rd:011, func: 010, immediate: 011010 , equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 0, ALUCtr: 010, RegDst: 1, ALUop: 000, clock: 0
Instruction: 0000111011010011
Opcode: 0000, Rs: 111, Rt: 011, Rd:010, func: 011, immediate: 010011 , equal: 0
sig reg_write: 1, sig_mem_write: 0, sig_mem_read: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 0, ALUCtr: 001, RegDst: 1, ALUop: 000, clock: 1
Instruction: 0000111011010011
Opcode: 0000, Rs: 111, Rt: 011, Rd:010, func: 011, immediate: 010011 , equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 0, ALUctr: 001, RegDst: 1, ALUop: 000, clock: 0
```

```
Instruction: 0000111001110011
Opcode: 0000, Rs: 111, Rt: 001, Rd:110, func: 011, immediate: 110011 , equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 0, ALUSrc: 001, RegDst: 1, ALUop: 000, clock: 1
Instruction: 0000111001110011
Opcode: 0000, Rs: 111, Rt: 001, Rd:110, func: 011, immediate: 110011 , equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 0, ALUSrc: 001, RegDst: 1, ALUop: 000, clock: 0
Instruction: 0000111011100100
Opcode: 0000, Rs: 111, Rt: 011, Rd:100, func: 100, immediate: 100100 , equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 0, ALUSrc: 101, RegDst: 1, ALUop: 000, clock: 1
Instruction: 0000111011100100
Opcode: 0000, Rs: 111, Rt: 011, Rd:100, func: 100, immediate: 100100 , equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 0, ALUSrc: 101, RegDst: 1, ALUop: 000, clock: 0
Instruction: 0000111001101100
Opcode: 0000, Rs: 111, Rt: 001, Rd:101, func: 100, immediate: 101100 , equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 0, ALUSrc: 101, RegDst: 1, ALUop: 000, clock: 1
Instruction: 0000111001101100
Opcode: 0000, Rs: 111, Rt: 001, Rd:101, func: 100, immediate: 101100 , equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 0, ALUSrc: 101, RegDst: 1, ALUop: 000, clock: 0
Instruction: 0000001110010101
Opcode: 0000, Rs: 001, Rt: 110, Rd:010, func: 101, immediate: 010101 , equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 0, ALUSrc: 111, RegDst: 1, ALUop: 000, clock: 1
Instruction: 0000001110010101
Opcode: 0000, Rs: 001, Rt: 110, Rd:010, func: 101, immediate: 010101 , equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 0, ALUSrc: 111, RegDst: 1, ALUop: 000, clock: 0
```

```
Instruction: 0000001011111101
Opcode: 0000, Rs: 001, Rt: 011, Rd:111, func: 101, immediate: 111101 , equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 0, ALUSrc: 111, RegDst: 1, ALUop: 000, clock: 1
Instruction: 0000001011111101
Opcode: 0000, Rs: 001, Rt: 011, Rd:111, func: 101, immediate: 111101 , equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 0, ALUCtr: 111, RegDst: 1, ALUop: 000, clock: 0
Instruction: 0010101001111111
Opcode: 0010, Rs: 101, Rt: 001, Rd:111, func: 111, immediate: 111111 , equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 1, ALUctr: 110, RegDst: 0, ALUop: 010, clock: 1
Instruction: 0010101001111111
Opcode: 0010, Rs: 101, Rt: 001, Rd:111, func: 111, immediate: 111111 , equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 1, ALUctr: 110, RegDst: 0, ALUop: 010, clock: 0
Instruction: 0010001011110111
Opcode: 0010, Rs: 001, Rt: 011, Rd:110, func: 111, immediate: 110111 , equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 1, ALUctr: 110, RegDst: 0, ALUop: 010, clock: 1
Instruction: 0010001011110111
Opcode: 0010, Rs: 001, Rt: 011, Rd:110, func: 111, immediate: 110111 , equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 1, ALUctr: 110, RegDst: 0, ALUop: 010, clock: 0
Instruction: 0011101001111000
Opcode: 0011, Rs: 101, Rt: 001, Rd:111, func: 000, immediate: 111000 , equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 1, ALUctr: 111, RegDst: 0, ALUop: 110, clock: 1
Instruction: 0011101001111000
Opcode: 0011, Rs: 101, Rt: 001, Rd:111, func: 000, immediate: 111000 , equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, BranchNotEqual: 0, MemtoReg: 0, ALUSrc: 1, ALUctr: 111, RegDst: 0, ALUop: 110, clock: 0
```

```
Instruction: 0011001011101010
Opcode: 0011, Rs: 001, Rt: 011, Rd:101, func: 010, immediate: 101010 , equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 1, ALUctr: 111, RegDst: 0, ALUop: 110, clock: 1
Instruction: 0011001011101010
Opcode: 0011, Rs: 001, Rt: 011, Rd:101, func: 010, immediate: 101010 , equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 1, ALUctr: 111, RegDst: 0, ALUop: 110, clock: 0
Instruction: 0100101001111000
Opcode: 0100, Rs: 101, Rt: 001, Rd:111, func: 000, immediate: 111000 , equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 1, ALUctr: 101, RegDst: 0, ALUop: 101, clock: 1
Instruction: 0100101001111000
Opcode: 0100, Rs: 101, Rt: 001, Rd:111, func: 000, immediate: 111000 , equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 1, ALUctr: 101, RegDst: 0, ALUop: 101, clock: 0
Instruction: 0100001011100010
Opcode: 0100, Rs: 001, Rt: 011, Rd:100, func: 010, immediate: 100010 , equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 1, ALUctr: 101, RegDst: 0, ALUop: 101, clock: 1
Instruction: 0100001011100010
Opcode: 0100, Rs: 001, Rt: 011, Rd:100, func: 010, immediate: 100010 , equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 1, ALUCtr: 101, RegDst: 0, ALUop: 101, clock: 0
Instruction: 0111001100111000
Opcode: 0111, Rs: 001, Rt: 100, Rd:111, func: 000, immediate: 111000 , equal: 1
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 1, ALUctr: 100, RegDst: 0, ALUop: 111, clock: 1
Instruction: 0111001100111000
Opcode: 0111, Rs: 001, Rt: 100, Rd:111, func: 000, immediate: 111000 , equal: 1
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 1, ALUCtr: 100, RegDst: 0, ALUop: 111, clock: 0
```

```
Instruction: 0111100101100010
Opcode: 0111, Rs: 100, Rt: 101, Rd:100, func: 010, immediate: 100010 , equal: 1
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 1, ALUctr: 100, RegDst: 0, ALUop: 111, clock: 1
Instruction: 0111100101100010
Opcode: 0111, Rs: 100, Rt: 101, Rd:100, func: 010, immediate: 100010 , equal: 1
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 1, ALUctr: 100, RegDst: 0, ALUop: 111, clock: 0
Instruction: 1001101111000111
Opcode: 1001, Rs: 101, Rt: 111, Rd:000, func: 111, immediate: 000111 , equal: 0
sig reg write: 0, sig mem write: 1, sig mem read: 0, Branch: 0, BranchNotEqual: 0, MemtoReg: 0, ALUSrc: 1, ALUctr: 000, RegDst: 0, ALUop: 001, clock: 1
Instruction: 1001101111000111
Opcode: 1001, Rs: 101, Rt: 111, Rd:000, func: 111, immediate: 000111 , equal: 0
sig reg write: 0, sig mem write: 1, sig mem read: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 1, ALUctr: 000, RegDst: 0, ALUop: 001, clock: 0
Instruction: 1000101001000111
Opcode: 1000, Rs: 101, Rt: 001, Rd:000, func: 111, immediate: 000111 , equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 1, Branch: 0, BranchNotEqual: 0, MemtoReg: 1, ALUSrc: 1, ALUctr: 000, RegDst: 0, ALUop: 001, clock: 1
Instruction: 1000101001000111
Opcode: 1000, Rs: 101, Rt: 001, Rd:000, func: 111, immediate: 000111 , equal: 0
sig reg write: 1, sig mem write: 0, sig mem read: 1, Branch: 0, BranchNotEqual: 0, MemtoReg: 1, ALUSrc: 1, ALUctr: 000, RegDst: 0, ALUop: 001, clock: 0
Instruction: 00000000000000000
Opcode: 0000, Rs: 000, Rt: 000, Rd:000, func: 000, immediate: 000000 , equal: 1
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 0, ALUCtr: 110, RegDst: 1, ALUop: 000, clock: 1
Instruction: 00000000000000000
Opcode: 0000, Rs: 000, Rt: 000, Rd:000, func: 000, immediate: 000000 , equal: 1
sig reg write: 1, sig mem write: 0, sig mem read: 0, Branch: 0, Branch: 0, Branch: 0, MemtoReg: 0, ALUSrc: 0, ALUCtr: 110, RegDst: 1, ALUop: 000, clock: 0
```