# ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection

Juxin Niu<sup>1</sup>, Xiangfeng Liu<sup>1,2</sup>, Dan Niu<sup>3</sup>, Xi Wang<sup>3,4</sup>, Zhe Jiang<sup>3,4</sup>, Nan Guan<sup>1</sup>

<sup>1</sup> City University of Hong Kong, Hong Kong SAR

<sup>2</sup> Northeastern University, China

<sup>3</sup> Southeast University, China

<sup>4</sup> National Center of Technology Innovation for EDA, China

juxin.niu@my.cityu.edu.hk







# HARDWARE DESCRIPTION LANGUAGE (HDL)






# HARDWARE DESCRIPTION LANGUAGE (HDL)




Hardware Description Language (HDL)











- Traditional HDL
- Widely-used

- Modern HDL
- Future of agile design



#### • Why?



#### **High-Level Abstraction**

Use advanced language constructs to simplify complex hardware modeling.



#### Why?



#### **High-Level Abstraction**

Use advanced language constructs to simplify complex hardware modeling



#### **Concise & Maintainable Code**

Offer robust APIs to minimize boilerplate for clarity and readability.



#### Why?



#### **High-Level Abstraction**

Use advanced language constructs to simplify complex hardware modeling.



#### Concise & Maintainable Code

Offer robust APIs to minimize boilerplate for clarity and readability



#### Scalable & Reusable Design

Support objective-oriented features to efficiently scale for larger projects.



Chisel vs. Verilog

(1) Registers with Enable and Reset

#### WITH CHISEL:

```
io.q := RegEnable(io.d, 0.U, io.en)
```

#### WITH VERILOG:

```
always @(posedge clk) begin
  if (reset)
    q <= 8'b0;
  else if (en)
    q <= d;
  // else q retains its value
end</pre>
```



#### **Integer to One-Hot**

#### WITH CHISEL:

```
io.out := UIntToOH(io.in)
```

#### WITH VERILOG:

```
always @(*) begin
  out = 16'b0;
  case (in)
    4'd0 : out = 16'h0001;
    4'd1 : out = 16'h0002;
    // ...
    4'd14: out = 16'h4000;
    4'd15: out = 16'h8000;
  endcase
end
```




# CHISEL HDL — Future of Agile Design



Concise & Maintainable Code







Scalable & Reusable Design



# CHISEL HDL — Limited with LLMs

Inadequate Baseline Capability

GPT-4 GPT-4-Turbo GPT-4o-mini Claude 3.5 Claude 3.5 Haiku Sonnet Chisel Verilog



# CHISEL HDL — Limited with LLMs

Why? — Scarce Training Data





• From Training-Time to Test-Time



<u>Test-Time</u>: Exploring how good LLMs can be after training.



Advantages of Test-Time Strategy







**Great Potential** 



**Extended Participants** 



Insights to Test-Time Strategy



#### **LLM Self-Reflection**

Enable dynamic reasoning to detect and correct logical flaws autonomously.



Insights to Test-Time Strategy



#### **LLM Self-Reflection**

Enable dynamic reasoning to detect and correct logical flaws autonomously.




#### **Compiler Feedback**

Offer precise syntax error reports with explanations and suggested fixes.





#### Compiler Feedback





#### Self-Reflection

#### **Revision Plan by LLMs:**



Root Cause: The error arises because you are trying to use chisel. UInt types as indices to slice an array (or bit vector). Chisel requires these indices to be integers (Int) because they must be constant at compiler time.



Solution: To address, right-shift the 16-bit input by the chisel. UInt index to align the 4-bit window at bit-position 3 down to 0, then use a constant slice.



### Self-Reflection

#### **Revision Plan by LLMs:**



Root Cause: The error arises because you are trying to use chisel. UInt types as indices to slice an array (or bit vector). Chisel requires these indices to be integers (Int) because they must be constant at compiler time.




Solution: To address, right-shift the 16-bit input by the chisel. UInt index to align the 4-bit window at bit-position 3 down to 0, then use a constant slice.



io.out := (io.in >> io.startIdx)(3,0)




# RECHISEL WORKFLOW






# **ReChisel Evaluation** — Success Rate





# ReChisel Evaluation — vs. Verilog





# CHISEL IN DAC 62





