

# **EX NO: 18**

# 1.OR GATE

```
module or1 (c,a,b);
output c;
input a,b;
assign c=a|b;
endmodule
```

# Simulation:







# 2.AND GATE

```
module and1(c,a,b);
output c;
input a,b;
assign c=a&b;
endmodule
```

# Simulation:






# **3.NOT GATE**

```
module inv(o,a);
output o;
input a;
assign o=~a;
endmodule
```

# Simulation:







#### 4. NOR GATE

```
module nor1(c,a,b);
 output c;
 input a,b;
 wire d;
 or1 u1(d,a,b);
 inv u2(c,d);
endmodule
module or1(c,a,b);
 output c;
 input a,b;
 assign c=a|b;
endmodule
module inv(o,a);
 output o;
 input a;
 assign o=~a;
endmodule
```

# Simulation:







#### **5.NAND GATE**

```
module nand1(c,a,b);
 output c;
 input a,b;
 wire d;
 and1 u1(d,a,b);
 inv u2(c,d);
endmodule
module and1(c,a,b);
 output c;
 input a,b;
 assign c=a&b;
endmodule
module inv(o,a);
 output o;
 input a;
 assign o=~a;
endmodule
```

# Simulation:





#### **6.EX OR GATE**

```
exor

module exor1(c,a,b);

input a;


input b;


output c;

assign c=(a&~b)|(~a&b);

endmodule
```

#### Simulation:







#### **7.EX NOR GATE**

```
module exnor1(c,a,b);
input a;
input b;
output c;
assign c=~((a&~b)|(~a&b));
endmodule
```

# Simulation:






# 8.BUFFER

```
module buffer1(o,a);
output o;
input a;
assign o=~(~(a));
endmodule
```

# Simulation:






#### **EX NO: 19**

# **1.HALF ADDER**

```
module half_adder(in_x, in_y, out_sum, out_carry);
input in_x;
input in_y;
output out_sum;
output out_carry;
assign out_sum = in_x^in_y;
assign out_carry = in_x&in_y;
endmodule
```

#### Simulation:

D <sub>8</sub>	Master Time Bar:		16.375 ns	<b>↓ ▶</b> Pointer:		350 ps Interval:		-16.03 ns		Start:		End:		
<b>A</b> ⊛		Name	Value at	0 ps	900 ps	1.8 ns	2.7 ns	3.6 ns	4.5 ns	5.4 ns	6.3 ns	7.2 ns	8.1 ns	9.0 ns
æ	<b>i</b> 0		16.38 ns											
	<u>⊪</u> 1	in_x in_y	B 1 B 1											
<i>9</i> 9	<ul><li>2</li><li>3</li></ul>	out_camy out_sum	B 1 B 0											
***														
<b>→</b>														
<b>2</b> ↓														




# 2.FULL ADDER

```
module fulladder(
input a,
input b,
input cin,
output sum,
output carry );
assign x=a ^ b;
assign sum=x^cin;
assign y=x & cin;
assign z=a & b;
assign carry= y | z;
endmodule
```

# Simulation:


Ŋ.	Master Time Bar:		16.375 ns		Pointer: 1		138 ps Interval:		16.24 ns	Start:	art:		End:	
<b>A</b> ⊛		Name	Value at 16.38 ns	0 ps	512 ps	1.024 ns	1.536 ns	2.048 ns	2.56 ns	3.072 ns	3.584 ns	4.096 ns	4.608 ns	5.12 ns
€.	<b></b> 0	a	B 1											
	<u>⊪</u> 1	Ь	В0											
ΔÅ	<u></u> 2	cin	B 1											
	<b>⊚</b> 3	carry	B 1											
₩,	<b>⊕</b> 4	sum	B 0											
$\rightarrow$														
<del></del>														
å↓														




# 3. 4-BIT MAGNITUDE COMPARATOR

```
module comparator(a,b,eq,lt,gt);
input [3:0] a,b;
output reg eq,lt,gt;
always @(a,b)
begin
 if (a==b)
 begin
  eq = 1'b1;
  It = 1'b0;
  gt = 1'b0;
 end
 else if (a>b)
 begin
  eq = 1'b0;
  It = 1'b0;
  gt = 1'b1;
 end
 else
 begin
  eq = 1'b0;
  lt = 1'b1;
  gt = 1'b0;
 end
end
endmodule
```

# Simulation:






# **4. 2:4 DECODER**

```
module dec2_4(a,b,en,y0,y1,y2,y3);
input a,b,en;
output y0,y1,y2,y3;
assign y0= (~a) & (~b) & en;
assign y1= (~a) & b & en;
assign y2= a & (~b) & en;
assign y3= a & b & en;
endmodule
```

# Simulation:

\bar{\bar{\bar{\bar{\bar{\bar{\bar{	Master Time Bar:		16.375 ns		Pointer: 121 ps		IS	Interval: -16.25 ns		Start:	Start:		End:	
A		Name	value at	0 ps	110 ps	220 ps	330 ps	440 ps	550 ps	660 ps	770 ps	880 ps	990 ps	1.1 <sub>,</sub> ns
<del>X</del> ⊕		Name	16.38 ns											
	<b>i</b> 0 • <b>i</b> i	a	B 1											
1	<u>⊪</u> 1	Ь	B 0											
#4	<u></u> 2	en	B 1											
	<b>⊚</b> 3	y0	B 0											
<b>₩</b>	<b>⊕</b> 4	y1	B 0											
<b>→</b>	<b>⊚</b> 5	y2	B 1											
晄	<b>• ©</b> 6	у3	B 0											
₽↓														




# **5. 4:2 ENCODER**

```
module encoder4_2 ( a ,b ,c ,d ,x ,y );
output x ;
output y ;
input a ;
input b ;
input c ;
input d ;
assign x = b | d;
assign y = c | d;
endmodule
```

# Simulation:


D <sub>\$</sub>	Master Time Bar:		16.95 ns		<b>↓ ▶</b> Pointer:	2 ps		Interval:	-16.95 ns	Start:		End:		
<b>A</b> ⊛		Name	Value at 16.95 ns	0 ps	58 ps	116 ps	174 ps	232 ps	290 ps	348 ps	406 ps	464 ps	522 ps	580 p
(€	<b></b> 0	а	В0											
	<u>⊪</u> 1	ь	В 0											
ĝή	<u></u> 2	С	B 0											
	<u></u> 3	d	B 1	$\vdash$										_
***	<b>⊕</b> 4	x	B 1	$\vdash$										
$\rightarrow$	<b>⊚</b> 5	у	B 1	$\vdash$										
赊														
Å↓														




#### 6. 4:1 MUX

```
module mux4to1 (input [3:0] a, // 4-bit input called a
 input [3:0] b, // 4-bit input called b
 input [3:0] c, // 4-bit input called c
 input [3:0] d, // 4-bit input called d
 input [1:0] sel, // input sel used to select between a,b,c,d
 output reg [3:0] out); // 4-bit output based on input sel
 // This always block gets executed whenever a/b/c/d/sel changes value
 // When that happens, based on value in sel, output is assigned to either a/b/c/d
 always @ (a or b or c or d or sel) begin
 case (sel)
 2'b00 : out <= a;
 2'b01 : out <= b;
 2'b10 : out <= c;
 2'b11 : out <= d;
 endcase
 end
endmodule
```

#### Simulation:






#### 7. 1:4 DEMUX


```
module demux1_4 ( din ,x ,y ,a ,b ,c ,d );
output a;
output b;
output c;
output d;

input din;
input x;
input y;

assign a = din & (~x) & (~y);
assign b = din & (~x) & y;
assign c = din & x & (~y);
assign d = din & x & y;
endmodule
```

#### Simulation:







#### **EX NO: 20**

# 1.D FLIP DLOP

#### **Simulation:**






#### 2. JK FLIP FLOP

# Simulation:

D <sub>S</sub>			me Bar: 16.95 ns		Pointer:		Int	erval:		Start:		End:		
A ⊛		Name	Value at 16.95 ns	0 ps	840 ps	1.68 ns	2.52 ns	3.36 ns	4.2 ns	5.04 ns	5.88 ns	6.72 ns	7.56 ns	8.4
<b>(4)</b>	<b>i</b> 0	С	B 1											
	<u>⊪</u> 1	i	B 1											
44	<u></u> 2	k	B 1											
	<b>⊕</b> 3	q	B 1											
<b>₩</b>	<b>⊕</b> 4	q1	B 0											
<b> </b> →														
<del></del>														
₫↓														
2 *														

# **RTL view:**



\_\_\_\_\_\_

# 3. T Flip Flop

```
module TFlipFlop1(q,q1,t,c);

output q,q1;

input t,c;

reg q,q1;

initial

begin

q=1'b0; q1=1'b1;

end

always @ (posedge c)

begin


q = (t&(^q))|((^t)&q);


q1 = ^q;

end

endmodule
```

# Simulation:





# 4. SR Flip Flop

```
module SRFlipFlop1(q,q1,s,r,c);

output q,q1;

input s,r,c;

reg q,q1;

initial

begin

q=1'b0; q1=1'b1;

end

always @ (posedge c)

begin


q = s \mid ((^r) \& q);

q1 = ^q;


end

endmodule
```

# Simulation:



#### **RTL View:**





\_\_\_\_\_\_

# 5. 4 Bit Shift Register [SIPO]

```
module sipo(sout,s1out,sin,clk);
output [3:0]sout,s1out;
input sin,clk;
d u1(sout[0],s1out[0],sin,clk);
d u2(sout[1],s1out[1],sout[0],clk);
d u3(sout[2],s1out[2],sout[1],clk);
d u4(sout[3],s1out[3],sout[2],clk);
endmodule
module d(q,q1,d,c);
output q,q1;
input d,c;
reg q,q1;
initial
      begin
            q=1'b0; q1=1'b1;
      end
always @ (posedge c)
      begin
            q=d;
            q1= ~d;
      end
endmodule
```

# Simulation:






# 6. 4 Bit Up Counter


```
module UpCounter(clk, reset, Q);
input clk, reset;
output [3:0] Q;
reg [3:0] Q;
always @ (posedge clk)
begin
      if (~reset)
            begin
                   Q <= Q+1;
            end
      else
            Q=0;
```

end

endmodule

#### Simulation:





#### 7. 4 Bit Down Counter:

```
module DownCounter(clk, reset, Q);
input clk, reset;
output [3:0] Q;
reg [3:0] Q;
always @ (posedge clk)

begin

if (~reset)
begin

Q <= Q-1;
end
else
Q <= 15;
end
```

# Simulation:

endmodule

