Vending Machine Design and Simulation - Status Report

Completed Tasks

Task	Description	
Verilog Design (Vivado)	Designed and simulated the vending machine using FSM in Vivado (behavioral model)	
Cocotb Testbench	Built Python-based testbench using Cocotb for simulation outside Vivado	
GTKWave Integration	Successfully generated VCD and visualized waveforms using GTKWave	
VCD Generation	\$dumpfile configured to produce waveform output	

Pending Tasks

Task	Description	Reason / Notes
Flask Backend	Set up Flask app to run	In development
	test, synthesis,	
	validation, and view	
	logs	
HTML/CSS Frontend	Build web interface	Not yet started
	with buttons, logs,	
	waveform control	
Frontend Integration	Connect HTML	Needs Flask templates,
	frontend with Flask	button action wiring
	backend (routes,	
	rendering)	
Yosys Synthesis	Integrate Yosys to	Not yet run
	generate netlist	
	(write_json) from	
	Verilog	
Netlist Validation	Write backend code to	Planned after synthesis
	validate JSON netlist	setup
	format	
Logs	Display	DB setup pending
	simulation/synthesis	
	logs in frontend via	
	SQLite DB	