

1

2

3

4

5

6

7

8

LOGIC ANALYZER

Variant: NOTBOOTSEL

07/10/2026

Version P1

RELEASED 26-AUG-2025

Page	Index	Page	Index	Page	Index	Page	Index
1	COVER PAGE	11		21		31	
2	BLOCK DIAGRAM	12		22		32	
3	MICROCONTROLLER	13		23		33	
4	POWER SUPPLY	14		24		34	
5	PERIPHERALS	15		25		35	
6	CONNECTORS	16		26		36	
7	TRANSCEIVERS	17		27		37	
8	REVISION HISTORY	18		28		38	
9		19		29		39	
10		20		30		40	

DESIGN CONSIDERATIONS

DESIGN NOTE:
Example text for informational
design notes.

DESIGN NOTE:
Example text for debug notes.

DESIGN NOTE:
Example text for critical
design notes.

LAYOUT NOTE:
Example text for critical
layout guidelines.


DESIGN NOTE:
Example text for cautionary
design notes.




	Edge	http://www.google.com
	Title: Edge Logic Analyzer	
Variants: NOTBOOTSEL		
Page Contents: [01] - COVER PAGE.SchDoc		
Revision: P1	Designed by: Vinicius Carvalho	Checked by: João Victor
Release Date: 07/10/2026	Sheet: 1	of 6

Edge Logic Analyzer P1

(Block Diagram)



	Edge	http://www.google.com		
	Title: Edge Logic Analyzer			
Variants: NOTBOOTSEL				
Page Contents: [02] - BLOCK DIAGRAM.SchDoc				
Revision: P1	Designed by: Vinicius Carvalho	Checked by:	João Victor	
Release Date: 07/10/2026	Sheet:		2	of 6




	Edge	http://www.google.com		
	Title: Edge Logic Analyzer			
Variants: NOTBOOTSEL				
Page Contents: [03] - MICROCONTROLLER.SchDoc				
Revision: P1	Designed by: Vinicius Carvalho	Checked by:	João Victor	
Release Date: 07/10/2026	Sheet:		3	of 6

POWER SUPPLY




USB




DESIGN NOTE:

The protection diode must be placed close to the input connector where the power source is drained.

LDO (+5V to +3V3)



LED INDICATOR



	Edge	http://www.google.com
	Title:	Edge Logic Analyzer
Variants: NOTBOOTSEL		
Page Contents: [04] - POWER SUPPLY.SchDoc		
Revision: P1	Designed by: Vinicius Carvalho	Checked by: João Victor
Release Date: 07/10/2026	Sheet: 4	of 6



REVISION HISTORY

SCHEMATIC

- Nullam pellentesque porttitor ex et dictum. Etiam vitae arcu eget nibh feugiat maximus. Curabitur ultrices lacinia tortor, vel gravida mauris viverra vel.

- Duis posuere mi metus, ut imperdiet mauris eleifend id. Donec fermentum ut velit eu pellentesque.

- Donec tincidunt augue eu massa scelerisque, nec auctor nisl faucibus. Praesent nec ex finibus, consequat velit sit amet, fermentum mauris.

- Aliquam efficitur ante sit amet lobortis posuere.

- Fusce luctus sapien sed felis porta rhoncus. Quisque a libero nec erat ultricies dictum. Sed leo eros, sollicitudin ut aliquet sit amet, imperdiet vitae metus.

- Nunc vestibulum, risus quis dictum feugiat, neque odio gravida nulla, vel venenatis mi arcu sit amet sem. Mauris pulvinar aliquam nunc, nec hendrerit risus posuere vitae.

PCB

- Nullam pellentesque porttitor ex et dictum. Etiam vitae arcu eget nibh feugiat maximus. Curabitur ultrices lacinia tortor, vel gravida mauris viverra vel.

- Duis posuere mi metus, ut imperdiet mauris eleifend id. Donec fermentum ut velit eu pellentesque.

- Donec tincidunt augue eu massa scelerisque, nec auctor nisl faucibus. Praesent nec ex finibus, consequat velit sit amet, fermentum mauris.

- Aliquam efficitur ante sit amet lobortis posuere.

- Fusce luctus sapien sed felis porta rhoncus. Quisque a libero nec erat ultricies dictum. Sed leo eros, sollicitudin ut aliquet sit amet, imperdiet vitae metus.

- Nunc vestibulum, risus quis dictum feugiat, neque odio gravida nulla, vel venenatis mi arcu sit amet sem. Mauris pulvinar aliquam nunc, nec hendrerit risus posuere vitae.

	Edge			http://www.google.com
	Title: Edge Logic Analyzer			
Variants: NOTBOOTSEL				
Page Contents: [09] - REVISION HISTORY.SchDoc				
Revision: P1	Designed by: Vinicius Carvalho	Checked by:	João Victor	
Release Date: 07/10/2026	Sheet: 5		of	6

Edge Logic Analyzer - SCHEMATIC



Designator
[01] - COVER PAGE.SchDoc




Designator
[02] - BLOCK DIAGRAM.SchDoc




Designator
[03] - MICROCONTROLLER.SchDoc




Designator
[04] - POWER SUPPLY.SchDoc




Designator
[05] - PERIPHERALS.SchDoc




Designator
[06] - CONNECTORS.SchDoc




Designator
[07] - TRANSCEIVERS.SchDoc



Designator
[08] - ASSEMBLIES.SchDoc




Designator
[09] - REVISION HISTORY.SchDoc



FIDUCIALS



MOUNTING HOLES



Edge <http://www.google.com>

Title: Edge Logic Analyzer

Variants: NOTBOOTSEL

Page Contents: Edge_logic_analyzer.SchDoc


Revision: P1 Designed by: Vinicius Carvalho Checked by: João Victor

Release Date: 07/10/2026 Sheet: 6 of 6


PERIPHERALS

LEVEL SHIFTER


REFERENCE VOLTAGE SWITCH




LEVEL SHIFTER (CH0-CH7)



CRYSTAL OSCILLATOR




LEVEL SHIFTER (CH8-CH12)




FLASH

QSPI MEMORY




BOOTSEL




	Edge	http://www.google.com
	Title:	Edge Logic Analyzer
Variants: NOTBOOTSEL		
Page Contents: [05] - PERIPHERALS.SchDoc		
Revision: P1	Designed by: Vinicius Carvalho	Checked by: João Victor
Release Date: 07/10/2026	Sheet: *	of *

CONNECTORS


DIGITAL CHANNELS




DEBUG/SWD




RS-232 CHANNEL





ANALOG CHANNELS



CAN CHANNEL




RS-485 CHANNEL



	Edge	http://www.google.com
	Title:	Edge Logic Analyzer
Variants: NOTBOOTSEL		
Page Contents: [06] - CONNECTORS.SchDoc		
Revision: P1	Designed by: Vinicius Carvalho	Checked by: João Victor
Release Date: 07/10/2026	Sheet: *	of *


TRANSCEIVERS

CAN TRANSCEIVER




LAYOUT NOTE:
Place the protection and filtering
circuitry close to the bus connector,
CN5, to prevent transients, ESD, and
noise from propagating onto the
board.

RS-232 TRANSCEIVER



RS-485 TRANSCEIVER



LAYOUT NOTE:
Place the protection circuitry close to
the bus connector CN8 to prevent
noise transients from propagating
across the board.

	Edge	http://www.google.com
	Title:	Edge Logic Analyzer
Variants: NOTBOOTSEL		
Page Contents: [07] - TRANSCEIVERS.SchDoc		
Revision: P1	Designed by: Vinicius Carvalho	Checked by: João Victor
Release Date: 07/10/2026	Sheet: *	of *

ASSEMBLIES

J1

JST PH 2-Pin
Cable Male

3814

J2

JST PH 2-Pin
Cable Male

3814

J3

JST PH 3-Pin
Cable Male

3894

J4

JST PH 3-Pin
Cable Male

3894

J5

2x12 Position
Male Assembly

70246-2401

J6

2x4 Position
Male Assembly

PBC04DAAN

	Edge	http://www.google.com		
	Title: Edge Logic Analyzer			
Variants: NOTBOOTSEL				
Page Contents: [08] - ASSEMBLIES.SchDoc				
Revision: P1	Designed by:	Vinicius Carvalho	Checked by:	João Victor
Release Date:	07/10/2026		Sheet:	* of *