Parallelism Available

- Bits
- Operations
 - Add, subtract, multiply, ...
 - Instruction-level (ILP)
 - How many processor instructions in parallel?
- Thread-level
 - How many threads at once
- Process-level as above, less used
- Task-level
- Coarse-level: complete programs (or so)




Module 3: Parallel Comp. Drivers

- Technology underpinning
 - Area vs. delay
 - Locality challenge, memory wall
- Sequential architecture trends
- Stages in parallelism exploitation
- ILP limits
- Multithreading
- Parallel computing taxonomies



Technology: A Closer (Rough) Look

- Basic advance is (was?) decreasing feature size (λ)
 - Circuits become either faster or lower in power
- Die size is growing too
 - Clock rate improves roughly proportional to λ
 - Number of transistors improves like λ^2 (or faster)
- Performance > 100x per decade
 - clock rate < 10x, rest is transistor count</p>
- How to use more transistors?
 - Parallelism in processing
 - multiple operations per cycle reduces CPI
 - Locality in data access
 - avoids latency and reduces CPI
 - also improves processor utilization
 - Both need resources, so tradeoff
- Fundamental issue- resource distribution, as in uniprocessors





Challenges: Performance at Scale



Advanced simulation and modeling apps

Conquering Terascale problems of today

Beware being eaten alive by the petascale problems of tomorrow.


Drawing by Thomas Zacharia (ORNL)



ECSE 420 Parallel Computing




Performance at Scale





The Memory Latency Wall











The Memory Latency Wall





Growth Rates



Module 3: Arch. Implications

- Sequential architecture trends
- Stages in parallelism exploitation
- ILP limits
- Multithreading
- Parallel computing taxonomies
- Top500




Architectural Trends

- Architecture: technology gains -> performance and functionality
- Tradeoff between parallelism and locality
 - Past microprocessors: 1/3 compute, 1/3 cache, 1/3 offchip connect
 - Tradeoffs change with scale and technology advances
 - Most area taken by memories
- Understanding microprocessor architectural trends
 - => Build intuition about design issues or parallel machines
 - => Fundamental role of parallelism even in "sequential" computers




Itanium Block Diagram






Itanium McKinley – A HPC Processor

- .18µm bulk, 6 layer Al process
- 8 stage, fully stalled in-order pipeline
- Symmetric six integer issue design
- 3 levels of cache ondie totaling 3.3MB
- 221 Million transistors
- 130W @1GHz, 1.5V





AMD Hammer uArchitecture



- 12-stage integer operation pipeline
- 17-stage floating point operation pipeline




Branch/Data Dependency - Itanium

Framework addition: Data Dependency

If you know about an 8x performance degradation

You may try to avoid it!




PMac Performance Modeling and Characterization Lab

San Diego Supercomputer Center



Phases in VLSI Generation




Architectural Trends

- Main trend in VLSI is increase in parallelism
 - Up to 1985: bit level parallelism: 8 bit -> 16-bit
 - Inflection at 32 bit cache fits on a chip
 - Adoption of 64-bit under way, 128-bit far (no need)
 - Mid 80s to mid 90s: instruction level parallelism
 - Pipelining and RISC instruction sets + compiler
 - On-chip caches and functional units => superscalar
 - Out of order execution, speculation, prediction
 - Deals with control transfer and latency problems
 - Now: thread level parallelism
 - Hardware multi-threaded processors
 - Multi-core processors



Case: Showing Work for Parallel Execution

- Divide work into tasks that can be executed concurrently
- Many different decompositions possible for any computation
- Tasks may be same, different, or even unknown sizes
- Tasks may be independent or have non-trivial order
- Conceptualize tasks and ordering as task dependency graph
 - A directed acyclic graph (DAG)
 - Node = task
 - Edge or arc = control dependence




Example: Database Query

ID#

6734

4395

- Task: set of elements that satisfy a predicate -> table
- Edge: output of one task serves as input to the next



ID#	Model	Year	Color	Dealer	Price
6734	Civic	2011	White	ВС	\$17,000

