

CSE 502: Computer Architecture

Instruction Fetch and Branch Prediction




Fetch Rate is an ILP Upper Bound

- Instruction fetch limits performance
 - To sustain IPC of N, must sustain a fetch rate of N per cycle
 - If you consume 1500 calories per day, but burn 2000 calories per day, then you will eventually starve.
 - Need to fetch N on average, not on every cycle
- N-wide superscalar ideally fetches N insns. per cycle
- This doesn't happen in practice due to:
 - Instruction cache organization
 - Branches
 - ... and interaction between the two




Instruction Cache Organization

- To fetch N instructions per cycle...
 - L1-I line must be wide enough for N instructions
- PC register selects L1-I line
- A <u>fetch group</u> is the set of insns. starting at PC
 - For N-wide machine, [PC,PC+N-1]



Fetch Misalignment (1/2)


- If PC = xxx01001, N=4:
 - Ideal fetch group is xxx01001 through xxx01100 (inclusive)






Fetch Misalignment (2/2)

- Now takes two cycles to fetch N instructions
 - ½ fetch bandwidth!








Reducing Fetch Fragmentation (1/2)


Make | Fetch Group | < |L1-I Line |





Reducing Fetch Fragmentation (2/2)


Needs a "rotator" to decode insns. in correct order





Fragmentation due to Branches

- Fetch group is aligned, cache line size > fetch group
 - Taken branches still limit fetch width



Types of Branches

- Direction:
 - Conditional vs. Unconditional
- Target:
 - PC-encoded
 - PC-relative
 - Absolute offset
 - Computed (target derived from register)




Branch Prediction Overview

- Use two hardware predictors
 - Direction predictor guesses if branch is taken or not-taken
 - Target predictor guesses the destination PC
- Predictions are based on history
 - Use previous behavior as indication of future behavior
 - Use historical context to disambiguate predictions




Where Are the Branches?

To predict a branch, must find the branch






Simplistic Fetch Engine





Branch Identification





partial-decode logic removed



Line Granularity


- Predict fetch group without location of branches
 - With one branch in fetch group, does it matter where it is?







Predicting by Line




This is still challenging: we may need to choose between multiple targets for the same cache line

Latency determined by branch predictor




Multiple Branch Prediction




Direction vs. Target Prediction


- Direction: 0 or 1
- Target: 32- or 64-bit value
- Turns out targets are generally easier to predict
 - Don't need to predict N-t target
 - T target doesn't usually change
- Only need to predict taken-branch targets
- Prediction is really just a "cache"
 - Branch Target Buffer (BTB)



Branch Target Buffer (BTB)



Set-Associative BTB







Making BTBs Cheaper

- Branch prediction is permitted to be wrong
 - Processor has ways to detect mispredictions
 - Correctness of execution is always preserved
 - Performance may be affected


BTB w/Partial Tags








BTB w/PC-offset Encoding



BTB Miss?


- Dir-Pred says "taken"
- Target-Pred (BTB) misses
 - Could default to fall-through PC (as if Dir-Pred said N-t)
 - But we know that's likely to be wrong!
- Stall fetch until target known ... when's that?
 - PC-relative: after decode, we can compute target
 - Indirect: must wait until register read/exec

Subroutine Calls






Subroutine Returns





Return Address Stack (RAS)


Keep track of call stack





Return Address Stack Overflow

- 1. Wrap-around and overwrite
 - Will lead to eventual misprediction after four pops
- 2. Do not modify RAS
 - Will lead to misprediction on next pop



Branches Have Locality

- If a branch was previously taken...
 - There's a good chance it'll be taken again




Simple Direction Predictor

- Always predict N-t
 - No fetch bubbles (always just fetch the next line)
 - Does horribly on loops
- Always predict T
 - Does pretty well on loops
 - What if you have if statements?




Last Outcome Predictor

Do what you did last time






Misprediction Rates?




Saturating Two-Bit Counter

- Predict N-t
- Predict T
- → Transition on T outcome
- Transition on N-t outcome




FSM for Last-Outcome Prediction



FSM for 2bC (2-bit Counter)




Example



2x reduction in misprediction rate



Typical Organization of 2bC Predictor



Typical Branch Predictor Hash

- Take the log₂n least significant bits of PC
- May need to ignore some bits
 - In RISC, insns. are typically 4 bytes wide
 - Low-order bits zero
 - In CISC (ex. x86), insns. Can start anywhere
 - Probably don't want to shift




Dealing with Toggling Branches

- Branch at 0xDC50 changes on every iteration
 - 1bc and 2bc don't do too well (50% at best)
 - But it's still obviously predictable
- Why?
 - It has a repeating pattern: (NT)*
 - How about other patterns? (TTNTN)*
- Use branch correlation
 - Branch outcome is often related to previous outcome(s)



Track the *History* of Branches



prediction = T * prev = I

prediction = T prev = 0

prediction = T prev = I

prediction = T prev = I

prev = I

prev = 0

prev = I

prev = 0

prediction = N

prediction = T


prediction = N

prediction = T



Deeper History Covers More Patterns

Counters learn "pattern" of prediction




$$001 \rightarrow 1;011 \rightarrow 0;110 \rightarrow 0;100 \rightarrow 1$$

 $00110011001... (0011)*$



Predictor Organizations






Branch Predictor Example (1/2)

- 1024 counters (2¹⁰)
 - 32 sets (■)
 - 5-bit PC hash chooses a set
 - Each set has 32 counters
 - $32 \times 32 = 1024$
 - History length of 5 ($log_2 32 = 5$)


- Branch collisions
 - 1000's of branches collapsed into only 32 sets



Branch Predictor Example (2/2)

- 1024 counters (2¹⁰)
 - − 128 sets (□)
 - 7-bit PC hash chooses a set
 - Each set has 8 counters
 - 128 x 8 = 1024
 - History length of 3 ($log_2 8 = 3$)


- Limited Patterns/Correlation
 - Can now only handle history length of three





Two-Level Predictor Organization

- Branch History Table (BHT)
 - 2^a entries
 - h-bit history per entry
- Pattern History Table (PHT)
 - 2^b sets
 - 2^h counters per set
- Total Size in bits
 - $h \times 2^a + 2^{(b+h)} \times 2 +$



Each entry is a 2-bit counter

Classes of Two-Level Predictors

- h = 0 or a = 0 (Degenerate Case)
 - Regular table of 2bC's (b = log_2 counters)
- h > 0, a > 0
 - "<u>Local History</u>" 2-level predictor
 - Predict branch from its own previous outcomes
- h > 0, a = 0
 - "Global History" 2-level predictor
 - Predict branch from previous outcomes of all branches




Why Global Correlations Exist

Example: related branch conditions



A Global-History Predictor






Tradeoff Between B and H

- For fixed number of counters
 - Larger h → Smaller b
 - Larger h → longer history
 - Able to capture more patterns
 - Longer warm-up/training time
 - Smaller b → more branches map to same set of counters
 - More interference
 - Larger b → Smaller h
 - Just the opposite...



Combined Indexing (1/2)


"gshare" (S. McFarling)





Combined Indexing (2/2)

- Not all 2^h "states" are used
 - (TTNN)* uses ¼ of the states for a history length of 4
 - (TN)* uses two states regardless of history length
- Not all bits of the PC are uniformly distributed
- Not all bits of the history are uniformly correlated
 - More recent history more likely to be strongly correlated





Combining Predictors


- Some branches exhibit local history correlations
 - ex. loop branches
- Some branches exhibit global history correlations
 - "spaghetti logic", ex. if-elsif-elsif-elsif-else branches

- Global and local correlation often exclusive
 - Global history hurts locally-correlated branches
 - Local history hurts globally-correlated branches

Meta Update



Tournament Hybrid Predictors



use pred₀ else use pred₁

table of 2-/3-bit counters

Pred₀

 x
 x
 --

 x
 ✓
 Inc

 ✓
 x
 Dec

Pred₁



Pros and Cons of Long Branch Histories

- Long global history provides context
 - More potential sources of correlation
- Long history incurs costs
 - PHT cost increases exponentially: O(2^h) counters
 - Training time increases, possibly decreasing accuracy

Predictor Training Time

- Ex: prediction equals opposite for 2nd most recent
 - Hist Len = 2
 - 4 states to train:

$$NN \rightarrow T$$

$$\mathsf{NT} \to \mathsf{T}$$

$$TN \rightarrow N$$

$$TT \rightarrow N$$

- Hist Len = 3
- 8 states to train:

$$NNN \rightarrow T$$

$$NNT \rightarrow T$$

$$NTN \rightarrow N$$

$$NTT \rightarrow N$$

$$TNN \rightarrow T$$

$$TNT \rightarrow T$$

$$TTN \rightarrow N$$

$$TTT \rightarrow N$$




Branch Predictions Can Be Wrong

- How/when do we detect a misprediction?
- What do we do about it?
 - Re-steer fetch to correct address
 - Hunt down and squash instructions from the wrong path



Branch Mispredictions in the Pipeline (1/2)





Branch Mispredictions in the Pipeline (2/2)

Direction prediction, target prediction

We know if branch is return, indirect jump, or phantom branch

RAS

Squash instructions in BP and L1-I-lookup Re-steer BP to new target from RAS/iBTB


- If indirect target, can potentially read target from RF Squash instructions in BP, L1-I, and ID Re-steer BP to target from RF
- Detect wrong direction or wrong target (indirect)

 Squash instructions in BP, L1-I, ID and DP, plus rest of pipeline

 Re-steer BP to correct next PC

Phantom Branches

May occur when performing multiple bpreds




After fetch, we discover C cannot be taken because it is not even a branch! This is a <u>phantom branch</u>.

Should have fetched: ABCDZ...




Front-End Hardware Organization





Speculative Branch Update (1/3)

- Ideal branch predictor operation
 - 1. Given PC, predict branch outcome
 - 2. Given actual outcome, update/train predictor
 - 3. Repeat
- Actual branch predictor operation
 - Streams of predictions and updates proceed parallel





Speculative Branch Update (2/3)

- BHR update cannot be delayed until commit
 - But outcome not known until commit

Predict: A B C D E F G

Update:

A B C D E F C

Branches B-E all predicted with

The same stale BHR value





Speculative Branch Update (3/3)

- Update branch history using predictions
 - Speculative update
- If predictions are correct, then BHR is correct
- What happens on a misprediction?
 - Commit-time BHR recovery
 - Execution-time BHR recovery



Commit-time BHR recovery








Execution-time BHR recovery

Commit-time may delay misprediction recovery



- Instead, "checkpoint" BHR at time of prediction
 - Roll back to checkpoint for recovery
 - Must track where to roll back to
 - In-flight branches limited by number of checkpoints




Overriding Branch Predictors (1/2)

- Use two branch predictors
 - 1st one has single-cycle latency (fast, medium accuracy)
 - 2nd one has multi-cycle latency, but more accurate
 - Second predictor can override the 1st prediction



Overriding Branch Predictors (2/2)



If A=A' (both preds agree), done