

CSE 502: Computer Architecture

Out-of-Order Execution and Register Rename



In Search of Parallelism

- "Trivial" Parallelism is limited
 - What is trivial parallelism?
 - In-order: sequential instructions do not have dependencies
 - In all previous cases, all insns. executed with or after earlier insns.
 - Superscalar execution quickly hits a ceiling due to deps.
- So what is "non-trivial" parallelism? ...

Instruction-Level Parallelism (ILP)

ILP is a measure of inter-dependencies between insns.

Average ILP = num. instruction / num. cyc required

code1: ILP = 1

i.e. must execute serially

code2: ILP = 3

i.e. can execute at the same time

code1: $r1 \leftarrow r2 + 1$ $r3 \leftarrow r1 / 17$ $r4 \leftarrow r0 - r3$

code2:
$$r1 \leftarrow r2 + 1$$

 $r3 \leftarrow r9 / 17$
 $r4 \leftarrow r0 - r10$



The Problem with In-Order Pipelines

```
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

addf f0,f1,f2

mulf f2,f3,f2

subf f0,f1,f4

F p* p* D E+ E+ E+ W

F p* p* D E+ E+ E+ W
```

- What's happening in cycle 4?
 - mulf stalls due to RAW hazard
 - OK, this is a fundamental problem
 - subf stalls due to pipeline hazard
 - Why? **subf** can't proceed into D because **mulf** is there
 - That is the only reason, and it isn't a fundamental one
- Why can't subf go to D in cycle 4 and E+ in cycle 5?

ILP != IPC

- ILP usually assumes
 - Infinite resources
 - Perfect fetch
 - Unit-latency for all instructions
- ILP is a property of the program dataflow

- IPC is the "real" observed metric
 - How many insns. are executed per cycle
- ILP is an upper-bound on the attainable IPC
 - Specific to a particular program

OoO Execution (1/3)

- Dynamic scheduling
 - Totally in the hardware
 - Also called <u>Out-of-Order execution (OoO)</u>
- Fetch many instructions into instruction window
 - Use branch prediction to speculate past branches
- Rename regs. to avoid false deps. (WAW and WAR)
- Execute insns. as soon as possible
 - As soon as deps. (regs and memory) are known
- Today's machines: 100+ insns. scheduling window




Out-of-Order Execution (2/3)

- Execute insns. in dataflow order
 - Often similar but not the same as program order
- Use register renaming removes false deps.
- Scheduler identifies when to run insns.
 - Wait for all deps. to be satisfied



Out-of-Order Execution (3/3)





OoO Example (1/2)

$$A: RI = R2 + R3$$

$$B: R4 = R5 + R6$$

$$C: RI = RI * R4$$

D:
$$R7 = LD 0[RI]$$

E: BEQZ R7, +32


$$F: R4 = R7 - 3$$

G:RI=RI+I

 $H: R4 \rightarrow ST 0[RI]$

J:RI=RI-I

 $K: R3 \rightarrow ST 0[R1]$



Cycle I:





2:



3:





5:

6:



D





7:





8:





OoO Example (2/2)

$$A: RI = R2 + R3$$

$$B: R4 = R5 + R6$$

$$C: RI = RI * R4$$

$$D: R9 = LD 0[R1]$$

E: BEQZ R7, +32

$$F: R4 = R7 - 3$$

G:RI=RI+I

 $H: R4 \rightarrow ST 0[R9]$

J:RI = R9 - I

 $K: R3 \rightarrow ST 0[R1]$








2:



3:

4:



5:



7:

6:



IPC = 10/7 = 1.43



Superscalar != Out-of-Order

2-wide

In-Order

A: RI = Load 16[R2]

B: R3 = R1 + R4

C: R6 = Load 8[R9]

D: R5 = R2 - 4

E: $R7 = Load\ 20[R5]$

F: R4 = R4 - I

G: BEQ R4, #0





























5 cycles

10 cycles



Example Pipeline Terminology


In-order pipeline

– F: Fetch

D: Decode

– X: Execute

- W: Writeback




Example Pipeline Diagram

- Alternative pipeline diagram
 - Down: insns
 - Across: pipeline stages
 - In boxes: cycles
 - Basically: stages ↔ cycles
 - Convenient for out-of-order


Insn	D	Χ	W
ldf X(r1),f1	c1	c2	с3
mulf f0,f1,f2	с3	c4+	c 7
stf f2,Z(r1)	c7	c8	с9
addi r1,4,r1	с8	с9	c10
ldf X(r1),f1	c10	c11	c12
mulf f0,f1,f2	c12	c13+	c16
stf f2,Z(r1)	c16	c17	c18






- Trick: <u>instruction buffer</u> (a.k.a. <u>instruction window</u>)
 - A bunch of registers for holding insns.
- Split D into two parts
 - Accumulate decoded insns. in buffer in-order
 - Buffer sends insns. down rest of pipeline out-of-order





- Dispatch (D): first part of decode
 - Allocate slot in insn. buffer (if buffer is not full)
 - In order: blocks younger insns.
- Issue (S): second part of decode
 - Send insns. from insn. buffer to execution units
 - Out-of-order: doesn't block younger insns.





Number of pipeline stages per FU can vary




Our-of-Order Topics

- "Scoreboarding"
 - First OoO, no register renaming
- "Tomasulo's algorithm"
 - OoO with register renaming
- Handling precise state and speculation
 - P6-style execution (Intel Pentium Pro)
 - R10k-style execution (MIPS R10k)
- Handling memory dependencies



In-Order Issue, OoO Completion




Track with Simple Scoreboarding

- Scoreboard: a bit-array, 1-bit for each GPR
 - If the bit is not set: the register has valid data
 - If the bit is set: the register has stale data
 i.e., some outstanding instruction is going to change it
- Issue in Order: RD ← Fn (RS, RT)
 - If SB[RS] or SB[RT] is set \rightarrow RAW, stall
 - If SB[RD] is set \rightarrow WAW, stall
 - Else, dispatch to FU (Fn) and set SB[RD]
- Complete out-of-order
 - Update GPR[RD], clear SB[RD]




Review of Register Dependencies








Eliminating WAR Dependencies


WAR dependencies are from reusing registers

















Eliminating WAW Dependencies


WAW dependencies are also from reusing registers













Register Renaming

- <u>Register renaming</u> (in hardware)
 - "Change" register names to eliminate WAR/WAW hazards
 - Arch. registers (r1,f0...) are names, not storage locations
 - Can have more locations than names
 - Can have multiple active versions of same name
- How does it work?
 - Map-table: maps names to most recent locations
 - On a write: allocate new location, note in map-table
 - On a read: find location of most recent write via map-table

Register Renaming

- Anti (WAR) and output (WAW) deps. are false
 - Dep. is on name/location, not on data
 - Given infinite registers, WAR/WAW don't arise
 - Renaming removes WAR/WAW, but leaves RAW intact
- Example
 - Names: r1,r2,r3 Locations: p1,p2,p3,p4,p5,p6,p7
 - Original: r1 \rightarrow p1, r2 \rightarrow p2, r3 \rightarrow p3, p4-p7 are "free"

MapTable

FreeList

Original insns.

Renamed insns.

r3 p2 p3

p4,p5,p6,p7

add r2,r3,r1

add p2,p3,p4



Register Renaming

- Anti (WAR) and output (WAW) deps. are false
 - Dep. is on name/location, not on data
 - Given infinite registers, WAR/WAW don't arise
 - Renaming removes WAR/WAW, but leaves RAW intact
- Example
 - Names: r1,r2,r3 Locations: p1,p2,p3,p4,p5,p6,p7
 - Original: r1 \rightarrow p1, r2 \rightarrow p2, r3 \rightarrow p3, p4-p7 are "free"

MapTable

Mapiable					
r1	r2	r3			
p1	p2	p3			
p4	p2	р3			
p4	p2	p 5			
p4	p2	p6			

FreeList

p4,p5,p6,p7
p5,p6,p7
p6,p7
p 7

Original insns.

add	r2,r3,r1
sub	r2,r1,r3
mul	r2, r3, r3
div	r1,4,r1

Renamed insns.

add p2,p3,p4 sub p2,p4,p5 mul p2,p5,p6 div p4,4,p7




Tomasulo's Algorithm

- Reservation Stations (RS): instruction buffer
- Common data bus (CDB): broadcasts results to RS
- Register renaming: removes WAR/WAW hazards
- Bypassing (not shown here to make example simpler)

Tomasulo Data Structures (1/2)

- Reservation Stations (RS)
 - FU, busy, op, R: destination register name
 - T: destination register tag (RS# of this RS)
 - T1,T2: source register tag (RS# of RS that will output value)
 - V1,V2: source register values
- Map Table (a.k.a., RAT)
 - T: tag (RS#) that will write this register
- Common Data Bus (CDB)
 - Broadcasts <RS#, value> of completed insns.
- Valid tags indicate the RS# that will produce result






Tomasulo Pipeline


- New pipeline structure: F, D, S, X, W
 - D (dispatch)
 - Structural hazard ? stall : allocate RS entry
 - S (issue)
 - RAW hazard ? wait (monitor CDB) : go to execute
 - W (writeback)
 - Write register, free RS entry
 - W and RAW-dependent S in same cycle
 - W and structural-dependent D in same cycle






- Allocate RS entry (structural stall if busy)
 - Input register ready? read value into RS: read tag into RS
 - Set register status (i.e., rename) for output register






- Wait for RAW hazards
 - Read register values from RS









- Wait for structural (CDB) hazards
 - Output Reg tag still matches? clear, write result to register
 - CDB broadcast to RS: tag match? clear tag, copy value



Where is the "register rename"? Regfile Map Table value CDB.V **V2** op **Fetched** insns Reservation Stations FU

- Value copies in RS (V1, V2)
- Insn. stores correct input values in its own RS entry



Tomasulo Data Structures

Insn Status						
Insn	D	S	X	W		
ldf X(r1),f1						
mulf f0,f1,f2						
stf f2,Z(r1)						
addi r1,4,r1						
ldf X(r1),f1						
mulf f0,f1,f2						
stf f2,Z(r1)						

Map Table				
Reg	T			
f0				
f1				
f2				
r1				

CDB	
Т	V

Res	Reservation Stations							
Т	FU	busy	ор	R	T1	T2	V1	V2
1	ALU	no						
2	LD	no						
3	ST	no						
4	FP1	no						
5	FP2	no						



Insn Status						
Insn	D	S	Х	W		
ldf X(r1),f1	c1					
mulf f0,f1,f2						
stf f2,Z(r1)						
addi r1,4,r1						
ldf X(r1),f1						
mulf f0,f1,f2						
stf f2,Z(r1)						

	•			
Map Table				
Reg	Т			
f0				
f1	RS#2			
f2				
r1				

CDB	
Т	V

Res	Reservation Stations							
Т	FU	busy	ор	R	T1	T2	V1	V2
1	ALU	no						
2	LD	yes	ldf	f1	_	_	_	[r1]
3	ST	no						
4	FP1	no						
5	FP2	no						



Insn Status				
Insn	D	S	Х	W
ldf X(r1),f1	c1	2		
mulf f0,f1,f2	c 2			
stf f2,Z(r1)				
addi r1,4,r1				
ldf X(r1),f1				
mulf f0,f1,f2				
stf f2,Z(r1)				

	•	
Map Table		
Reg	Т	
f0		
f1	RS#2	
f2	RS#4	
r1		

CDB	
Т	V

Res	Reservation Stations							
Т	FU	busy	ор	R	T1	T2	V1	V2
1	ALU	no						
2	LD	yes	ldf	f1	_	_	_	[r1]
3	ST	no						
4	FP1	yes	mulf	f2	_	RS#2	[f0]	_
5	FP2	no						



Insn Status				
Insn	D	S	Χ	W
ldf X(r1),f1	c1	c 2	с3	
mulf f0,f1,f2	c 2			
stf f2,Z(r1)	с3			
addi r1,4,r1				
ldf X(r1),f1				
mulf f0,f1,f2				
stf f2,Z(r1)				

Map Table		
Reg	T	
f0		
f1	RS#2	
f2	RS#4	
r1		

CDB	
T	V

Res	Reservation Stations							
Т	FU	busy	ор	R	T1	T2	V1	V2
1	ALU	no						
2	LD	yes	ldf	f1	_	_	_	[r1]
3	ST	yes	stf	_	RS#4	_	_	[r1]
4	FP1	yes	mulf	f2	_	RS#2	[f0]	_
5	FP2	no						



Insn Status				
Insn	D	S	Х	W
ldf X(r1),f1	c1	с2	с3	c4
mulf f0,f1,f2	c2	с4		
stf f2,Z(r1)	с3			
addi r1,4,r1	с4			
ldf X(r1),f1				
mulf f0,f1,f2				
stf f2,Z(r1)				

Map	Table		CDI	В		
Reg	Т		Т		V	
fO			RS	‡2	[f	1]
f1	RS#2 ←	Ь				
f2	RS#4					
r1	RS#1					
		4				

Reservation Stations V1 V2 busy | op R FU T1 T2 ALU yes addi r1 [r1] LD no [r1] stf ST RS#4 yes mulf f2 RS#2 [f0] FP1 yes FP2 no

CDB broadcast

1df finished (W)

allocate free

CDB.V RS#2 ready → grab CDB value



Insn Status				
Insn	Δ	S	X	W
ldf X(r1),f1	c1	c 2	c 3	c4
mulf f0,f1,f2	c 2	с4	c 5	
stf f2,Z(r1)	с3			
addi r1,4,r1	c4	c 5		
ldf X(r1),f1	с5			
mulf f0,f1,f2				
stf f2,Z(r1)				

Map Table		
Reg	Т	
f0		
f1	RS#2	
f2	RS#4	
r1	RS#1	

CDB	
Т	V

Res	Reservation Stations							
Т	FU	busy	ор	R	T1	T2	V1	V2
1	ALU	yes	addi	r1	_	_	[r1]	_
2	LD	yes	ldf	f1	_	RS#1	_	_
3	ST	yes	stf	_	RS#4	_	_	[r1]
4	FP1	yes	mulf	f2	_	_	[f0]	[f1]
5	FP2	no						



Insn Status				
Insn	D	S	Х	W
ldf X(r1),f1	c1	c 2	с3	c4
mulf f0,f1,f2	c 2	с4	c5+	
stf f2,Z(r1)	с3			
addi r1,4,r1	c4	c5	c6	
ldf X(r1),f1	c 5			
mulf f0,f1,f2	6			
stf f2,Z(r1)				

Map Table			
Reg	T		
f0			
f1	RS#2		
f2	RS#4RS#5		
r1	RS#1		

CDB	
Τ	V

no stall on WAW: scoreboard overwrites £2 RegStatus anyone who needs old £2 tag has it

Res	Reservation Stations							
Т	FU	busy	ор	R	T1	T2	V1	V2
1	ALU	yes	addi	r1	_	_	[r1]	_
2	LD	yes	ldf	f1	_	RS#1	_	_
3	ST	yes	stf	_	RS#4	_	_	[r1]
4	FP1	yes	mulf	f2	_	_	[f0]	[f1]
5	FP2	yes	mulf	f2	_	RS#2	[f0]	_



Insn Status				
Insn	D	S	Х	W
ldf X(r1),f1	c1	c2	с3	c4
mulf f0,f1,f2	c 2	с4	c5+	
stf f2,Z(r1)	с3			
addi r1,4,r1	c4	c5	с6	c 7
ldf X(r1),f1	c 5	c7		
mulf f0,f1,f2	с6			
stf f2,Z(r1)				

Map	Map Table		
Reg	T		
f0			
f1	RS#2		
f2	RS#5		
r1	RS#1		

CDB	
Т	V
RS#1	[r1]

no W wait on WAR: scoreboard ensures anyone who needs old r1 has RS copy

D stall on store RS: structural (no space)

Res	Reservation Stations							
Т	FU	busy	ор	R	T1	T2	V1	V2
1	ALU	no						
2	LD	yes	ldf	f1	_	RS#1	_	CDB.V
3	ST	yes	stf	_	RS#4	_	_	[r1]
4	FP1	yes	mulf	f2	_	_	[f0]	[f1]
5	FP2	yes	mulf	f2	_	RS#2	[f0]	_

addi finished (W)
clear r1 RegStatus
CDB broadcast

RS#1 ready → grab CDB value



Insn Status						
Insn	D	S	Х	W		
ldf X(r1),f1	c1	c 2	с3	c4		
mulf f0,f1,f2	c 2	с4	c5+	8		
stf f2,Z(r1)	с3	c 8				
addi r1,4,r1	c4	с5	с6	c 7		
ldf X(r1),f1	c 5	c 7	c 8			
mulf f0,f1,f2	с6					
stf f2,Z(r1)						

Map Table			
Reg	T		
f0			
f1	RS#2		
f2	RS#5		
r1			

CDB	
Т	V
RS#4	[f2]

mulf finished (W)
don't clear f2 RegStatus
already overwritten by 2nd mulf (RS#5)

Res	Reservation Stations								
Т	FU	busy	ор	R	T1	T2	V1	V2	
1	ALU	no							
2	LD	yes	ldf	f1	_	_	_	[r1]	
3	ST	yes	stf	_	RS#4	_	CDB.V	[r1]	
4	FP1	no							
5	FP2	yes	mulf	f2	_	RS#2	[f0]	_	

RS#4 ready → grab CDB value



Insn Status								
Insn	D	S	Х	W				
ldf X(r1),f1	c1	c 2	с3	c4				
mulf f0,f1,f2	c 2	c4	c5+	c 8				
stf f2,Z(r1)	с3	с8	с9					
addi r1,4,r1	c4	с5	с6	c 7				
ldf X(r1),f1	c 5	c 7	c 8	c 9				
mulf f0,f1,f2	с6	с9						
stf f2,Z(r1)								

Map Table				
Reg	Т			
f0				
f1	RS#2			
f2	RS#5			
r1				

CDB	
Т	V
RS#2	[f1]

2nd ldf finished (W) clear f1 RegStatus CDB broadcast

Res	Reservation Stations									
T	FU	busy	ор	R	T1	T2	V1	V2		
1	ALU	no								
2	LD	no								
3	ST	yes	stf	_	_	_	[f2]	[r1]		
4	FP1	no								
5	FP2	yes	mulf	f2	_	RS#2	[f0]	CDB.V		

RS#2 ready →



Insn Status				
Insn	D	S	Х	V
ldf X(r1),f1	c1	c2	с3	с4
mulf f0,f1,f2	с2	c4	c5+	c 8
stf f2,Z(r1)	с3	с8	с9	c10
addi r1,4,r1	с4	с5	с6	c 7
ldf X(r1),f1	с5	с7	с8	с9
mulf f0,f1,f2	с6	с9	c10	
stf f2,Z(r1)	c10			

Map Table					
Reg	T				
f0					
f1					
f2	RS#5				
r1					

CDB	
Τ	V

stf finished (W) no output register \rightarrow no CDB broadcast

Res	Reservation Stations									
Т	FU	busy	ор	R	T1	T2	V1	V2		
1	ALU	no								
2	LD	no								
3	ST	yes	stf	_	RS#5	_	_	[r1]		
4	FP1	no								
5	FP2	yes	mulf	f2	_	_	[f0]	[f1]		

free → allocate



Scoreboard vs. Tomasulo

	Scoreboard				Tomasulo			
Insn	D	S	X	W	D	S	X	W
ldf X(r1),f1	c1	c2	с3	c4	c1	c2	с3	c4
mulf f0,f1,f2	с2	c4	c5+	c 8	c2	c4	c5+	c 8
stf f2,Z(r1)	с3	8	с9	c10	с3	c 8	с9	c10
addi r1,4,r1	с4	c5	с6	с9	c4	с5	с6	c7
ldf X(r1),f1	c 5	c 9	c10	c11	c5	c 7	c8	с9
mulf f0,f1,f2	c 8	c11	c12+	c15	c 6	c 9	c10+	c13
stf f2,Z(r1)	c10	c15	c16	c17	c10	c13	c14	c15
Hazard	Score	board			Toma	sulo		
Insn buffer		stall	in D			stall	l in D	
FU		wait	t in S		wait in S			
RAW	wait in S				wait in S			
WAR		wait	in W		none			
WAW		stall	in D		none			

Can We Add Superscalar?

- Dynamic scheduling and multi-issue are orthogonal
 - N: superscalar width (number of parallel operations)
 - W: window size (number of reservation stations)
- What is needed for an N-by-W Tomasulo?
 - RS: N tag/value write (D), N value read (S), 2N tag cmp (W)
 - Select logic: W→N priority encoder (S)
 - MT: 2N read (D), N write (D)
 - RF: 2N read (D), N write (W)
 - − CDB: N (W)