Chisel Manual

Jonathan Bachrach, Krste Asanović, Huy Vo EECS Department, UC Berkeley {jrb|krste|huytbvo}@eecs.berkeley.edu

October 7, 2013

1 Introduction

This document is a manual for *Chisel* (Constructing Hardware In a Scala Embedded Language). Chisel is a hardware construction language embedded in the high-level programming language Scala. A separate Chisel tutorial document provides a gentle introduction to using Chisel, and should be read first. This manual provides a comprehensive overview and specification of the Chisel language, which is really only a set of special class definitions, predefined objects, and usage conventions within Scala. When you write a Chisel program you are actually writing a Scala program. In this manual, we presume that you already understand the basics of Scala. If you are unfamiliar with Scala, we recommend you consult one of the excellent Scala books ([3], [2]).

2 Nodes

Any hardware design in Chisel is ultimately represented by a graph of node objects. User code in Chisel generate this graph of nodes, which is then passed to the Chisel backends to be translated into Verilog or C++ code. Nodes are defined as follows:

```
class Node {
 // name assigned by user or from
     introspection
 var name: String = ""
 // incoming graph edges
 def inputs: ArrayBuffer[Node]
 // outgoing graph edges
 def consumers: ArrayBuffer[Node]
 // node specific width inference
 def inferWidth: Int
 // get width immediately inferrable
 def getWidth: Int
 // get first raw node
 def getRawNode: Node
 // convert to raw bits
 def toBits: Bits
```

```
// convert to raw bits
def fromBits(x: Bits): this.type
// return lit value if inferrable
    else null
def litOf: Lit
// return value of lit if litOf is
    non null
def litValue(default: BigInt =
        BigInt(-1)): BigInt
}
```

The uppermost levels of the node class hierarchy are shown in Figure 1. The basic categories are:

Lit – constants or literals,

Op – logical or arithmetic operations,

Updateable - conditionally updated nodes,

Data - typed wires or ports,

Reg – positive-edge-triggered registers, and

Mem – memories.




Figure 1: Node hierarchy.

3 Lits

Raw literals are represented as Lit nodes defined as follows:

```
class Lit extends Node {
  // original value
  val inputVal: BigInt
}
```

Raw literals contain a collection of bits. Users do not create raw literals directly, but instead use type constructors defined in Section 5.

4 Ops

Raw operations are represented as Op nodes defined as follows:

```
class Op extends Node {
   // op name used during emission
   val op: String
}
```

Ops compute a combinational function of their inputs.

5 Types

A Chisel graph representing a hardware design contains *raw* and *type* nodes. The Chisel type system is maintained separately from the underlying Scala type system, and so type nodes are interspersed between raw nodes to allow Chisel to check and respond to Chisel types. Chisel type nodes are erased before the hardware design is translated into C++ or Verilog. The getRawNode operator defined in the base Node class, skips type nodes and returns the first raw node found. Figure 2 shows the built-in Chisel type hierarchy, with Data as the topmost node.

Built-in scalar types include Bool, SInt, and UInt and built-in aggregate types Bundle and Vec allow the user to expand the set of Chisel datatypes with collections of other types.

Data itself is a node:

```
abstract class Data extends Node {
  override def clone(): this.type =
    this.getClass.newInstance.
       asInstanceOf[this.type]
  // simple conversions
  def toSInt: SInt
  def toUInt: UInt
  def toBool: Bool
```




Figure 2: Chisel type hierarchy.

```
def toBits: Bits
// flatten out to leaves of tree
def flatten: Array[(String, Data)]
// port direction if leaf
def dir: PortDir
// change dir to OUTPUT
def asOutput: this.type
// change dir to INPUT
def asInput: this.type
// change polarity of dir
def flip: this.type
// assign to input
def :=[T <: Data](t: T)
// bulk assign to input
def <>(t: Data)
}
```

The Data class has methods for converting between types and for delegating port methods to its single input. We will discuss ports in Section 10. Finally, users can override the clone method in their own type nodes (e.g., bundles) in order to reflect construction parameters that are necessary for cloning. Data nodes can be used for four purposes:

- **types** UInt(width = 8) record intermediate types in the graph specifying at minimum bitwidth (described in this section),
- wires UInt(width = 8) serve as forward declarations of data allowing future conditional updates (described in Section 6),
- ports UInt(dir = OUTPUT, width = 8) are specialized wires defining module interfaces, and additionally specify direction (described in Section 10), and

• **literals** – UInt(1) or UInt(1, 8) – can be constructed using type object constructors specifying their value and optional width.

5.1 Bits

object Bits {

In Chisel, a raw collection of bits is represented by the Bits type defined as follows:

```
def apply (dir: PortDir = null,
            width: Int = -1): Bits
  // create literal from BigInt or Int
  def apply (value: BigInt, width: Int =
     -1): Bits
  // create literal from String using
  // base char digit+ string format
  def apply (value: String, width: Int =
     -1): Bits
class Bits extends Data with Updateable
  // bitwise - not
  def unary_~(): Bits
  // bitwise - and
  def & (b: Bits): Bits
  // bitwise - or
  def | (b: Bits): Bits
  // bitwise - xor
  def ^ (b: Bits): Bits
  // and-reduction
  def andR(): Bool
  // or-reduction
  def orR(): Bool
  // xor-reduction
  def xorR(): Bool
  // logical NOT
  def unary !(): Bool
  // logical AND
  def && (b: Bool): Bool
  // logical OR
  def || (b: Bool): Bool
  // equality
  def ===(b: Bits): Bool
  // inequality
  def != (b: Bits): Bool
  // logical left shift
  def << (b: UInt): Bits
  // logical right shift
  def >> (b: UInt): Bits
  // concatenate
  def ## (b: Bits): Bits
  // extract single bit, LSB is 0
  def apply(x: Int): Bits
  // extract bit field from end to
     start bit pos
  def apply(hi: Int, lo: Int): Bits
```

Bits has methods for simple bit operations. Note that ## is binary concatenation, while Cat is an nary concatenation. To avoid colliding with Scala's builtin ==, Chisel's bitwise comparison is named

A field of width n can be created from a single bit using Fill:

```
def Fill(n: Int, field: Bits): Bits
and two inputs can be selected using Mux:
def Mux[T <: Data](sel: Bits, cons: T,
    alt: T): T</pre>
```

Constant or literal values are expressed using Scala integers or strings passed to constructors for the types:

producing a Lit as shown in the leftmost subfigure of Figure 3.

Operations return an actual operator node with a type node combining the input type nodes. See Figure 3 for successively more complicated examples.

5.2 Bools

Boolean values are represented as Bools:

```
object Bool {
  def apply(dir: PortDir = null): Bool
  // create literal
  def apply(value: Boolean): Bool
}
class Bool extends UInt
Bool is equivalent to UInt(width = 1).
```

5.3 Nums

Num is a type node which defines arithmetic operations:




Figure 3: Chisel Op/Lit graphs constructed with algebraic expressions showing the insertion of type nodes.

```
class Num extends Bits {
  // Negation
  def unary_-(): Bits
  // Addition
  def + (b: Num): Num
  // Subtraction
  def -(b: Num): Num
  // Multiplication
  def *(b: Num): Num
  // Greater than
  def >(b: Num): Bool
  // Less than
  def <(b: Num): Bool
  // Less than or equal
  def \le (b: Num): Bool
  // Greater than or equal
  def >= (b: Num): Bool
}
```

Signed and unsigned integers are considered subsets of fixed-point numbers and are represented by types SInt and UInt respectively:

Signed fixed-point numbers, including integers, are represented using two's-complement format.

5.4 Bundles

Bundles group together several named fields of potentially different types into a coherent unit, much like a struct in C:

The name and type of each element in a Bundle can be obtained with the elements method, and the flatten method returns the elements at the leaves for nested aggregates. Users can define new bundles by subclassing Bundle as follows:

Elements are accessed using Scala field access:

```
val x = new MyFloat()
val xs = x.sign
```

The names given to a bundle's elements when they are emitted by a C++ or Verilog backend are obtained from their bundle field names, using Scala introspection.

5.5 Vecs

Vecs create an indexable vector of elements:

```
object Vec {
  def apply [T <: Data](elts: Seq[T]):
      Vec [T]
  def apply [T <: Data] (elt0: T, elts:
     T^*): Vec [T]
  def fill [T <: Data](n: Int)(type: =>
     T): Vec[T]
  def tabulate [T <: Data] (n: Int)
        (type: (Int) \Rightarrow T): Vec[T]
  def tabulate [T <: Data] (n1: Int, n2:
      Int)
        (type: (Int, Int) \Rightarrow T):
            Vec[Vec[T]]
class Vec[T <: Data](n: Int, val type:</pre>
   () \Rightarrow T)
    extends Data {
  def apply(idx: UInt): T
  def apply(idx: Int): T
  def forall (p: T => Bool): Bool
  def exists (p: T => Bool): Bool
  def contains [T <: Bits](x: T): Bool
  def count (p: T => Bool): UInt
  def indexWhere(p: T => Bool): UInt
  def lastIndexWhere(p: T => Bool): UInt
```

with n elements of type defined with the gen thunk. Users can access elements statically with an Int index or dynamically using a UInt index, where dynamic access creates a virtual type node (represent-

ing a read "port") that records the read using the given address. In either case, users can wire to the result of a read as follows:

```
v(a) := d
```

Read-only memories can be expressed as Vecs of literals:

```
val rom = Vec(UInt(3), UInt(7),
     UInt(4), UInt(0)) { UInt(width=3) }
val dout = rom(addr)
```

5.6 Bit Width Inference

Users are required to set bit widths of ports and registers, but otherwise, bit widths on nodes are automatically inferred unless set manually by the user (using Extract or Cat). The bit-width inference engine starts from the graph's input ports and calculates node output bit widths from their respective input bit widths according to the following set of rules:

```
operation
                 bit width
z = x + y
                 wz = max(wx, wy)
z = x - y
                 wz = max(wx, wy)
z = x \& y
                 wz = max(wx, wy)
z = Mux(c, x, y) wz = max(wx, wy)
z = w * y
                 wz = wx + wy
z = x << n
                 wz = wx + maxNum(n)
                 wz = wx - minNum(n)
z = x >> n
z = Cat(x, y)
                 wz = wx + wy
z = Fill(n, x)
                 wz = wx * maxNum(n)
```

where for instance wz is the bit width of wire z, and the & rule applies to all bitwise logical operations.

The bit-width inference process continues until no bit width changes. Except for right shifts by known constant amounts, the bit-width inference rules specify output bit widths that are never smaller than the input bit widths, and thus, output bit widths either grow or stay the same. Furthermore, the width of a register must be specified by the user either explicitly or from the bitwidth of the reset value. From these two requirements, we can show that the bit-width inference process will converge to a fixpoint.

Shouldn't & return bitwidth that is min() of inputs?

6 Updateables

When describing the operation of wire and state nodes, it is often useful to give the specification as a series of conditional updates to the output value and to spread out these updates across several separate statements. For example, the output of a Data node can be referenced immediately, but its input can be set later. Updateable represents a conditionally updateable node, which accumulates accesses to the node and which can later generate muxes to combine these accesses in the circuit.

```
abstract class Updateable extends Node {
    // conditional reads
    def reads: Queue[(Bool, UInt)]
    // conditional writes
    def writes: Queue[(Bool, UInt, Node)]
    // gen mux integrating all
        conditional writes
    def genMuxes(default: Node)
    override def := (x: Node): this.type
}
```

Chisel provides conditional update rules in the form of the when construct to support this style of sequential logic description:

when manipulates a global condition stack with dynamic scope. Therefore, when creates a new condition that is in force across function calls. For example:

```
def updateWhen (c: Bool, d: Data) =
  when (c) { r := d }
when (a) {
  updateWhen(b, x)
}
is the same as:
when (a) {
  when (b) { r := x }
}
```

Chisel provides some syntactic sugar for other common forms of conditional updates:

```
def unless(c: Bool)(block: => Unit) =
  when (!c) { block )

and

def otherwise(block: => Unit) =
```

```
when (Bool(true)) { block }
```

We introduce the switch statement for conditional updates involving a series of comparisons against a common key:

```
def switch(c: UInt)(block: => Unit):
    Unit

def is(v: Bool)(block: => Unit)
```

7 Forward Declarations

Purely combinational circuits are not allowed to have cycles between nodes, and Chisel will report an error if such a cycle is detected. Because they do not have cycles, legal combinational circuits can always be constructed in a feed-forward manner, by adding new nodes whose inputs are derived from nodes that have already been defined. Sequential circuits naturally have feedback between nodes, and so it is sometimes necessary to reference an output wire before the producing node has been defined. Because Scala evaluates program statements sequentially, we have allowed data nodes to serve as a wire providing a declaration of a node that can be used immediately, but whose input will be set later. For example, in a simple CPU, we need to define the pcPlus4 and brTarget wires so they can be referenced before definition:

```
val pcPlus4 = UInt()
val brTarget = UInt()
val pcNext = Mux(pcSel, brTarget,
    pcPlus4)
val pcReg = RegUpdate(pcNext)
pcPlus4 := pcReg + UInt(4)
...
brTarget := addOut
```

The wiring operator := is used to wire up the connection after pcReg and addOut are defined. After all assignments are made and the circuit is being elaborated, it is an error if a forward declaration is unassigned.

8 Regs

The simplest form of state element supported by Chisel is a positive-edge-triggered register defined as follows:

```
object Reg {
  def apply[T <: Data]</pre>
```

where it can be constructed as follows:

```
val r1 = RegUpdate(io.in)
val r2 = RegReset(UInt(1, 8))
val r3 = RegUpdate(io.in, UInt(1))
val r4 = Reg(UInt(width = 8))
```

where resetVal is the value a reg takes on when implicit reset is Bool(true).

9 Mems

Chisel supports random-access memories via the Mem construct. Writes to Mems are positive-edge-triggered and reads are either combinational or positive-edge-triggered.

Ports into Mems are created by applying a UInt index. A 32-entry register file with one write port and two combinational read ports might be expressed as follows:

```
val rf = Mem(32, UInt(width = 64))
when (wen) { rf(waddr) := wdata }
val dout1 = rf(waddr1)
val dout2 = rf(waddr2)
```

If the optional parameter seqRead is set, Chisel will attempt to infer sequential read ports when a Reg is assigned the output of a Mem. A one-read,

one-write SRAM might be described as follows:

Single-ported SRAMs can be inferred when the read and write conditions are mutually exclusive in the same when chain:

If the same Mem address is both written and sequentially read on the same clock edge, or if a sequential read enable is cleared, then the read data is implementation-defined.

Mem also supports write masks for subword writes. A given bit is written if the corresponding mask bit is set.

10 Ports

Ports are Data derived nodes used as interfaces to hardware modules. A port is a directional version of a primitive Data object. Port directions are defined as follows:

```
trait PortDir
object INPUT extends PortDir
object OUTPUT extends PortDir
```

Aggregate ports can be recursively constructed using either a vec or bundle with instances of Ports as leaves.

11 Modules

In Chisel, *modules* are very similar to *modules* in Verilog, defining a hierarchical structure in the generated circuit. The hierarchical module namespace is accessible in downstream tools to aid in debugging and physical layout. A user-defined module is defined as a *class* which:

- inherits from Module,
- contains an interface Bundle stored in a field named io, and
- wires together subcircuits in its constructor.

Users write their own modules by subclassing Module which is defined as follows:

```
abstract class Module {
  val io: Bundle
  var name: String = ""
  def compileV: Unit
  def compileC: Unit
}
```

and defining their own io field. For example, to define a two input mux, we would define a module as follows:

```
class Mux2 extends Module {
  val io = new Bundle {
    val sel = Bool(INPUT)
    val in0 = Bool(INPUT)
    val in1 = Bool(INPUT)
    val out = Bool(OUTPUT)
  }
  io.out := (io.sel & io.in1) |
    (~io.sel & io.in0)
}
```

The := assignment operator, used in the body of a module definition, is a special operator in Chisel that wires the input of left-hand side to the output of the right-hand side. It is typically used to connect an output port to its definition.

The <> operator bulk connects interfaces of opposite gender between sibling modules or interfaces of same gender between parent/child modules. Bulk connections connect leaf ports using pathname matching. Connections are only made if one of the ports is non-null, allowing users to repeatedly bulk-connect partially filled interfaces. After all connections are made and the circuit is being elaborated, Chisel warns users if ports have other than exactly one connection to them.

The names given to the nodes and submodules stored in a module when they are emitted by a C++ or Verilog backend are obtained from their module field names, using Scala introspection.

12 BlackBox

Black boxes allow users to define interfaces to circuits defined outside of Chisel. The user defines:




Figure 4: DUT run using a Tester object in Scala with stdin and stdout connected

- a module as a subclass of BlackBox and
- an io field with the interface.

For example, one could define a simple ROM blackbox as:

```
class RomIo extends Bundle {
  val isVal = Bool(INPUT)
  val raddr = UInt(INPUT, 32)
  val rdata = UInt(OUTPUT, 32)
}
class Rom extends BlackBox {
  val io = new RomIo()
}
```

13 Main and Testing

In order to construct a circuit, the user calls chisel-Main from their top level main function:

```
object chiselMain {
  def apply[T <: Module]
    (args: Array[String], comp: () =>
          T): T
}
```

which when run creates C++ files named *module_name*.cpp and *module_name*.h in the directory specified with -targetDir *dir_name* argument.

Testing is a crucial part of circuit design, and thus in Chisel we provide a mechanism for testing circuits by providing test vectors within Scala using subclasses of the Tester class:

```
class Tester[T <: Module]
  (val c: T, val testNodes: Array[Node])</pre>
```

which binds a tester to a module, and specifies the nodes to test, and finally allows users to write a defTests function. The definition for defTests is:

```
def defTests(body: => Boolean)
```

where testNodes are the graph nodes that will be input to and output from the DUT, and where users write calls to step in the body. Users connect tester instances to modules using:

```
object chiselMainTest {
  def apply[T <: Module]
    (args: Array[String], comp: () =>
        T)(
    tester: T => Tester[T]): T
}
```

When –test is given as an argument to chiselMain, a tester instance runs the Design Under Test (DUT) in a separate process with stdin and stdout connected so that inputs can be sent to the DUT and outputs can received from the DUT as shown in Figure 4.

```
def step(vars: HashMap[Node, Node]):
    Boolean
```

where vars is a mapping of test nodes to literals, with assignments to input nodes being sent to the DUT and assignments to non-input nodes being interpreted as expected values. test first sends inputs specifed in vars, steps the DUT and then either compares expected values from vars or sets vars for test nodes without entries in vars. The following is an example for defining tests for Mux2:

```
class Mux2Tests(c: Mux2)
    extends Tester(c, Array(c.io)) {
  defTests {
    var allGood = true
    val n = pow(2, 3).toInt
    val vars = new HashMap[Node, Node]()
    for (s < 0 \text{ until } 2)
    for (i0 < 0 \text{ until } 2)
    for (i1 <- 0 until 2) {
      vars(c.io.sel) = UInt(s)
      vars(c.io.in1) = UInt(i1)
      vars(c.io.in0) = UInt(i0)
      vars(c.io.out) = UInt(if (s == 1))
          i1 else i0)
      allGood & step (vars)
    } } }
    allGood
  }
}
```

and the following shows how it is invoked:

```
 \begin{array}{lll} chiselMainTest(\,args\,+\,"\,\text{--}\,test\,"\,,\ () \implies & new\ Mux2()\,)\,\{ & c \implies new\ Mux2Tests(\,c\,) \\ \} \end{array}
```

Finally, command arguments for ${\it chisel Main}^*$ are as follows:

```
-targetDir
              target pathname prefix
-genHarness
              generate harness file for C++
              put all wires in C++ class file
-debug
-compile
              compiles generated C++
              runs tests using C++ app
-test
--backend v
              generate verilog
--backend c
              generate C++ (default)
-vcd
              enable vcd dumping
```

14 C++ Emulator

The C++ emulator is based on a fast multiword library using C++ templates. A single word is defined by val t as follows:

```
typedef uint64_t val_t;
typedef int64_t sval_t;
typedef uint32_t half_val_t;
```

and multiwords are defined by dat t as follows:

```
template <int w>
class dat_t {
 public:
  const static int n words;
  inline int width ( void );
  inline int n words of (void);
  inline bool to bool (void);
  inline val_t lo_word ( void );
  inline unsigned long to ulong ( void
      );
  std::string to str ();
  static dat_t<w> rand();
  dat_t < w > ();
template <int sw>
  dat_t < w > (const dat_t < sw > & src);
  dat t < w > (const dat t < w > & src);
  dat t < w > (val t val);
template <int sw>
  dat t < w > mask(dat t < sw > fill, int n);
template <int dw>
  dat t<dw> mask(int n);
template <int n>
  dat t < n > mask(void);
  dat_t < w > operator + ( dat t < w > o );
  dat_t < w > operator - ( dat_t < w > o );
  dat_t<w> operator - ( );
  dat t < w + w > operator * ( dat t < w > o );
  dat t < w+w > fix times fix ( dat t < w > o
  dat t<w+w> ufix times fix ( dat t<w> o
  dat t<w+w> fix times ufix ( dat t<w> o
  dat t<1> operator < ( dat t<w> o );
  dat t<1> operator > (dat t<w> o);
  dat t<1> operator >= ( dat t<w> o );
```

```
dat t<1> operator <= ( dat t<w> o );
  dat_t < 1 > gt ( dat_t < w > o );
  dat_t<1> gte ( dat_t<w> o );
  dat_t<1> lt (dat_t<w>o);
  dat t<1> lte (dat t<w> o);
  dat t < w > operator ^ ( dat t < w > o );
  dat t < w > operator & (dat t < w > o);
  dat t < w > operator | (dat t < w > o);
  dat t<w> operator ~
                       ( void );
  dat t<1> operator ! ( void );
  dat_t<1> operator && ( dat t<1> o );
  dat t<1> operator | ( dat t<1> o );
  dat t<1> operator == (
                          dat t < w > 0);
  dat t<1> operator = ( datz t<w> o );
  dat_t<1> operator != ( dat_t<w> o );
                          int amount );
  dat t<w> operator << (
  dat t < w > operator << (dat t < w > o);
  dat t < w > operator >> ( int amount );
  dat t < w > operator >> ( dat t < w > o );
  dat t < w > rsha ( dat t < w > o);
  dat t < w > & operator = ( dat t < w > o );
  dat t < w > fill bit (val t bit);
  dat t<w> fill byte
    (val t byte, int nb, int n);
template <int dw, int n>
  dat t<dw> fill ( void );
template <int dw, int nw>
  dat t < dw > fill ( dat t < nw > n );
template <int dw>
  dat t<dw> extract();
template <int dw>
  dat t<dw> extract (val t e, val t s);
template <int dw, int iwe, int iws>
  dat t<dw> extract
    (dat t < iwe > e, dat t < iws > s);
template <int sw>
  dat t<w> inject
    (dat t \leq sw > src, val t e, val t s);
template <int sw, int iwe, int iws>
  dat_t<w> inject
    (dat t < sw > src,
     dat t < iwe > e, dat t < iws > s);
template <int dw>
  dat t < dw > log 2();
  dat_t<1> bit(val_t b);
  val t msb();
template <int iw>
  dat_t<1> bit(dat_t<iw> b)
template <int w, int sw>
  dat t \ll DAT(dat t \ll dat);
template <int w>
  dat t<w> LIT(val t value);
template <int w> dat t<w>
 mux ( dat_t < 1 > t, dat_t < w > c,
     dat t < w > a
```

where w is the bit width parameter.

The Chisel compiler compiles top level modules into a single flattened <code>mod_t</code> class that can be created and executed:

```
class mod t {
public:
 // initialize module
 virtual void init (void) { };
 // compute all combinational logic
 virtual void clock lo (dat t<1>
     reset) { };
 // commit state updates
 virtual void clock hi (dat t<1>
     reset) { };
 // print printer specd node values to
     stdout
 virtual void print (FILE* f) { };
 // scan scanner specd node values
     from stdin
 virtual bool scan (FILE* f) { return
     true; };
  // dump vcd file
  virtual void dump (FILE* f, int t) {
     };
};
```

Either the Chisel compiler can create a harness or the user can write a harness themselves. The following is an example of a harness for a CPU module:

```
#include "cpu.h"
int main (int argc, char* argv[]) {
   cpu_t* c = new cpu_t();
   int lim = (argc > 1) ? atoi(argv[1])
        : -1;
   c->init();
   for (int t = 0; lim < 0 || t < lim;
        t++) {
        dat_t<1> reset = LIT<1>(t == 0);
        if (!c->scan(stdin)) break;
        c->clock_lo(reset);
        c->print(stdout);
    }
}
```

15 Verilog

Chisel generates Verilog when the –v argument is passed into chiselMain. For example, from SBT, the following

```
run --v
```

would produce a single Verilog file named *module-name*.v in the target directory. The file will contain one module per module defined as submodules of the top level module created in chiselMain. Modules with the same interface and body are cached and reused.

16 Extra Stuff

```
def ListLookup [T <: Bits]
  (addr: UInt, default: List[T]
   mapping: Array [(UInt, List[T])]):
       List [T]
def Lookup [T <: Data]
  (addr: UInt, default: T,
   mapping: Seq[(UInt, T)]): T
// n-way multiplexor
def MuxCase [T <: Data]
  (default: T, mapping: Seq[(Bool,
     T) ]) : T
// n-way indexed multiplexer:
def MuxLookup [S <: UInt, T <: Data]
  (key: S, default: T, mapping: Seq[(S,
     T): T
// create n enum values of given type
def Enum[T <: UInt]
  (n: Int)(type: \Rightarrow T): List[T]
// create enum values of given type and
   names
def Enum[T <: UInt]
  (1: Symbol *)(type: \Rightarrow T):
     Map[Symbol, T]
// create enum values of given type and
   names
def Enum[T <: UInt]
  (1: List[Symbol])(type: \Rightarrow T):
     Map [Symbol, T]
```

17 Standard Library

17.1 Math

```
// Returns the log base 2 of the input
// Scala Integer rounded up
def log2Up(in: Int): Int

// Returns the log base 2 of the input
// Scala Integer rounded down
def log2Down(in: Int): Int
```

```
// Returns true if the input Scala
    Integer
// is a power of 2
def isPow2(in: Int): Boolean

// linear feedback shift register
def LFSR16(increment: Bool =
    Bool(true)): UInt
```

17.2 Sequential

17.3 UInt

```
// Returns the number of bits set in the
// input signal. Causes an exception if
// the input is wider than 32 bits.
def PopCount(in: UInt): UInt
// Returns the reverse the input signal
def Reverse (in: UInt): UInt
// returns the one hot encoding of
// the input UInt
def UIntToOH(in: UInt, width: Int): UInt
// does the inverse of UIntToOH
def OHToUInt(in: UInt): UInt
def OHToUInt(in: Seq[Bool]): UInt
// Builds a Mux tree out of the input
// signal vector using a one hot encoded
// select signal. Returns the output of
// the Mux tree
def Mux1H[T <: Data]
      (sel: UInt, in: Vec[T]): T
def Mux1H[T <: Data]
      (sel: Vec[Bool], in: Vec[T]): T
// Builds a Mux tree under the
// assumption that multiple
// select signals can be enabled.
```

```
// Priority is given to the first
// select signal. Returns the output
// of the Mux tree.
def PriorityMux [T <: Data]
      (sel: UInt, in: Seq[T]): T
def PriorityMux [T <: Data]
      (sel: Seq[UInt], in: Seq[T]): T
// Returns the bit position of the
// trailing 1 in the input vector with
// the assumption that multiple bits of
// the input bit vector can be set
def PriorityEncoder(in: UInt): UInt
def PriorityEncoder (in: Seq[Bool]): UInt
// Returns the bit position of the
// trailing 1 in the input vector with
// the assumption that only one bit in
// the input vector can be set
def PriorityEncoderOH(in: UInt): UInt
def PriorityEncoderOH(in: Seq[Boo]):
   UInt
```

17.4 Decoupled

```
// Adds a ready-valid handshaking
// protocol to any interface. The
// standard used is that the
// consumer uses the flipped
// interface.
class Decoupled[+T <: Data](type: T)
    extends Bundle {
  val ready = Bool(INPUT)
  val valid = Bool (OUTPUT)
  val bits = data.asOutput
// Adds a valid protocol to any
// interface. The standard used is
// that the consumer uses the
// fliped interface.
class PipeIO[+T <: Data](type: T)
    extends Bundle {
  val valid = Bool (OUTPUT)
  val bits = data.asOutput
// Hardware module that is used to
// sequence n producers into 1 consumer.
// Priority is given to lower
// producer
// Example usage:
      val arb = new Arbiter(UInt(), 2)
      arb.io.in(0) \Leftrightarrow producer0.io.out
      arb.io.in(1) \Leftrightarrow producer1.io.out
      consumer.io.in \iff arb.io.out
class Arbiter [T <: Data] (type: T, n:
   Int)
```

```
extends Module
```

// Hardware module that is used to

// sequence n producers into 1 consumer.

```
// Producers are chosen in round robin
// order
// Example usage:
      val arb = new RRArbiter(UInt(), 2)
      arb.io.in(0) \Leftrightarrow producer0.io.out
      arb.io.in(1) <> producer1.io.out
      consumer.io.in \Leftrightarrow arb.io.out
class RRArbiter [T <: Data] (type: T, n:
  extends Module
// Generic hardware queue. Required
// parameter entries controls the
// depth of the queues. The width of
// the queue is determined from the
// inputs.
// Example usage:
      val q = new Queue(UInt(), 16)
      q.io.enq <> producer.io.out
      consumer.io.in \Leftrightarrow q.io.deq
class Queue [T <: Data]
    (type: T, entries: Int,
     pipe: Boolean = false,
     flow: Boolean = false
     flushable: Boolean = false)
    extends Module
// A hardware module that delays data
// coming down the pipeline by the
// number of cycles set by the
// latency parameter. Functionality
// is similar to ShiftRegister but
// this exposes a Pipe interface.
// Example usage:
      val pipe = new Pipe(UInt())
      pipe.io.enq <> produce.io.out
      consumer.io.in <> pipe.io.deq
class Pipe [T <: Data]
    (type: T, latency: Int = 1) extends
        Module
```

References

- [1] Bachrach, J., Vo, H., Richards, B., Lee, Y., Waterman, A., Avižienis, Wawrzynek, J., Asanović Chisel: Constructing Hardware in a Scala Embedded Language in DAC '12.
- [2] Odersky, M., Spoon, L., Venners, B. *Programming in Scala* by Artima.
- [3] Payne, A., Wampler, D. *Programming Scala* by O'Reilly books.