


# 数字电子技术第8次作业

55解  $J_1 = X \cdot \bar{Q}_2^n$   $K_1 = X \cdot Q_2^n$   $J_2 = \bar{X} \cdot Q_1^n$   $K_2 = \bar{X} \cdot \bar{Q}_1^n$

状态方程  $Q_1^{n+1} = X \cdot \bar{Q}_2^n \cdot \bar{Q}_1^n + \bar{X} \cdot Q_2^n \cdot Q_1^n$   $Q_1^n = X \cdot \bar{Q}_1^n \cdot \bar{Q}_2^n + \bar{X} \cdot Q_1^n \cdot Q_2^n$   $Q_2^{n+1} = \bar{X} \cdot Q_1^n \cdot Q_2^n + \bar{X} \cdot \bar{Q}_1^n \cdot \bar{Q}_2^n$   $Q_2^n = \bar{X} \cdot \bar{Q}_1^n \cdot \bar{Q}_2^n + X \cdot Q_1^n \cdot Q_2^n + Q_1^n \cdot Q_2^n = X \cdot Q_2^n + \bar{X} \cdot Q_1^n$

状态转换表			$Q_1^n$	$Q_2^n$	$Q_1^{n+1}$	$Q_2^{n+1}$
0	0	0	0	0	0	0
0	0	1	0	0	0	0
0	1	0	1	0	1	1
0	1	1	1	1	1	1
1	0	0	1	0	0	0
1	0	1	0	1	0	1
1	1	0	1	0	1	0
1	1	1	0	1	0	1

时钟下降沿进行更新



56解 控制函数  $J_1 = \bar{Q}_3^n$   $K_1 = 1$   $J_2 = K_2 = Q_1^n$   $J_3 = Q_1^n \cdot Q_2^n$   $K_3 = 1$

输出函数  $Q_1^{n+1} = J_1 \cdot \bar{Q}_1^n + \bar{K}_1 \cdot Q_1^n \quad (i=1, 2, 3)$   $C = Q_3^n$

状态方程  $Q_1^{n+1} = \bar{Q}_3^n \cdot \bar{Q}_1^n$

$Q_2^{n+1} = Q_1^n \cdot \bar{Q}_2^n + \bar{Q}_1^n \cdot Q_2^n$   $Q_2^n = Q_1^n \oplus Q_2^n$

$Q_3^{n+1} = Q_1^n \cdot Q_2^n \cdot \bar{Q}_3^n$

状态转移表 如右:			$Q_3^n$	$Q_2^n$	$Q_1^n$	$Q_3^{n+1}$	$Q_2^{n+1}$	$Q_1^{n+1}$	C
0	0	0	0	0	1	0	0	1	0
0	0	1	0	1	0	0	1	0	0
0	1	0	0	0	1	1	1	1	0
0	1	1	1	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	1
1	0	1	0	0	1	0	1	0	1
1	1	0	0	1	0	1	0	0	1
1	1	1	0	0	0	0	0	0	1

## 易得 电路为5进制转换器

57解 已知控制函数  $D_0 = Q_0 + \bar{X}Y\bar{Q}_1$

$$D_i = Q_i + X \overline{YQ_0}$$

$$\text{输出函数 } L = Q_0^n, \quad G = Q_1^n$$

$$E = \overline{Q_1^n + Q_2^n}$$

$$\text{状态方程 } Q^{n+1} = Q^n + \bar{x} Y \bar{Q}^n$$

$$Q_1^{n+1} = Q_1^n + x \overline{YQ_0^n}$$


$$X = 1 \quad Y = 0$$

$$Q_0^{n+1} = Q_0^n$$

$$Q_1^{n+1} = Q_1^n + \overline{Q}_0^n$$

状态转换表如下

波形图如下



58解. 时钟方程  $CP_0 = CP_2 = CP$      $CP_1 = Q_1$   
 控制方程  $J_1 = \overline{Q_3^n}$      $J_2 = 1$      $J_3 = Q_1^n Q_2^n$

$$K_1 = 1 \quad K_2 = 1 \quad K_3 = 1$$

$$\therefore \text{状态方程为 } Q_1^{n+1} = J_1 \overline{Q_1^n} + \overline{K_1} Q_1^n = \overline{Q_1^n} \cdot Q_3^n$$

$$Q_2^{n+1} = J_2 \overline{Q_2^n} + \overline{K_2} \cdot Q_2^n = \overline{Q_2^n}$$

$$Q_3^{n+1} = J_3 \overline{Q_3^n} + \overline{K_3} \cdot Q_3^n = Q_1^n Q_2^n \overline{Q_3^n}$$

状态转移真值表为

$Q_3^n$	$Q_2^n$	$Q_1^n$	$Q_3^{n+1}$	$Q_2^{n+1}$	$Q_1^{n+1}$	$CP_3$	$CP_2$	$CP_1$
0	0	0	0	0	1	↓	↑	↓
0	0	1	0	1	0	↓	↓	↓
0	1	0	0	1	1	↓	↑	↓
0	1	1	1	0	0	↓	↓	↓
1	0	0	0	0	0	↓	0	↓
1	0	1	0	1	0	↓	↓	↓
1	1	0	0	1	0	↓	0	↓
1	1	1	0	0	0	↓	↓	↓

容易发现电路功能为异步五进制递增计数器，且有自启动能力

59 解 时钟方程  $CP_0 = CP$   $CP_1 = \overline{Q_0 \cdot Q_1 \cdot Q_2} \cdot CP = Q_0 + \overline{Q_1} + \overline{Q_2} + CP$   $CP_2 = Q_1$

控制方程  $J_0 = \overline{Q_1} \overline{Q_2}$   $K_0 = K_1 = K_2 = J_1 = J_2 = 1$

$\therefore$  状态方程  $Q_0^{n+1} = J_0 \overline{Q_0^n} + K_0 Q_0^n = \overline{Q_1^n} \overline{Q_2^n} + \overline{Q_1^n} Q_0^n$   
 $Q_1^{n+1} = J_1 \overline{Q_1^n} + K_1 \overline{Q_1^n} = \overline{Q_1^n}$   $Q_2^{n+1} = Q_2^n$

$Q_0 Q_1$	00	01	11	10
0	1	1	1	1
1				

状态转移真值表

$Q_2^n$	$Q_1^n$	$Q_0^n$	$Q_2^{n+1}$	$Q_1^{n+1}$	$Q_0^{n+1}$	$CP_2$	$CP_1$	$CP_0$
0	0	0	0	0	1	0	$\uparrow$	$\downarrow$
0	0	1	0	1	0	$\uparrow$	$\downarrow$	$\downarrow$
0	1	0	0	1	1	-	$\uparrow$	$\downarrow$
0	1	1	1	0	0	$\downarrow$	$\downarrow$	$\downarrow$
1	0	0	1	0	1	0	$\uparrow$	$\downarrow$
1	0	1	1	1	0	$\uparrow$	$\downarrow$	$\downarrow$
1	1	0	0	0	0	$\downarrow$	$\downarrow$	$\downarrow$
1	1	1	1	1	0	-	$\uparrow$	$\downarrow$

容易发现电路为 7进制 递增计数器，且有自启动功能

510 解 时钟方程:  $CP_0 = CP_2 = CP$   $CP_1 = \overline{Q_0}$

控制方程:  $D_0 = A Q_2^n$   $D_1 = \overline{Q_1^n}$   $D_2 = A + \overline{Q_2^n}$

$\therefore$  状态方程  $Q_0^{n+1} = A Q_2^n$   $Q_1^{n+1} = \overline{Q_1^n}$   $Q_2^{n+1} = A + \overline{Q_2^n}$

状态转移真值表

A	$Q_2^n$	$Q_1^n$	$Q_0^n$	$Q_2^{n+1}$	$Q_1^{n+1}$	$Q_0^{n+1}$	$CP_2$	$CP_1$	$CP_0$
0	0	0	0	1	0	0	$\downarrow$	1	$\downarrow$
0	0	0	1	1	0	0	$\downarrow$	$\uparrow$	$\downarrow$
0	0	1	0	1	1	0	$\downarrow$	1	$\downarrow$
0	0	1	1	1	1	0	$\downarrow$	$\uparrow$	$\downarrow$
0	1	0	0	0	0	0	$\downarrow$		$\downarrow$
0	1	0	1	0	0	0	$\downarrow$		$\downarrow$
0	1	1	0	0	0	0	$\downarrow$	$\uparrow$	$\downarrow$
0	1	1	1	0	0	0	$\downarrow$		$\downarrow$

0	1	0	1	0	0	0	↓	↑	↓
0	1	1	0	0	1	0	↓	↓	↓
0	1	1	1	0	1	0	↓	↑	↑
1	0	0	0	1	0	0	↓	↓	↓
1	0	0	1	1	0	0	↓	0	↓
1	0	1	0	1	1	0	↓	↑	↓
1	0	1	1	1	1	0	↓	↓	↓
1	1	0	0	1	1	1	↓	↓	↓
1	1	0	1	1	0	1	↓	0	↓
1	1	1	0	1	0	1	↓	↓	0
1	1	1	1	1	1	1	↓	↓	↓

## 状态转换表

	$Q_2^n Q_1^n Q_0^n$	000	001	010	011	100	101	110	111
A	$Q_2^{n+1} Q_1^{n+1} Q_0^{n+1}$	100	100	110	110	000	000	010	010
	0	100	100	110	110	000	000	010	010
	1	100	100	110	110	111	101	101	111

5.11 解 已知 74163 是同步清零同步置数的四位二进制计数器

取  $D_1 \sim D_6$  为电路中状态码乘载体， $S_0 \sim S_6$  状态分别对应  $D_1 \sim D_6$  构成的 3 位二进制数 0~6 的位表示，容易发现当且仅当  $X_1^n = X_0^n = 0$  且状态为  $S_0, S_3, S_6$  时输出为 0

$\therefore Z = X_1 + X_2 + \overline{Q_2 Q_1 Q_0} + \overline{Q_2 Q_1 Q_0} + \overline{Q_2 Q_1 Q_0}$ , 使用置数端和  $Q_2 \sim Q_0$  控制芯片进行输出。

D,D, $\bar{D}$  / LD X,X<sub>0</sub> 00 01 11 10  
 $\bar{D} = D + 1$

$Q_2$	$Q_1$	$Q_0$	$000/0$	$100/0$	$\Phi$	$\bar{\Phi}/1$
0	0	0				
0	0	1				
0	1	1				
0	1	0	$000/0$	$011/0$	$\bar{\Phi}$	$\bar{\Phi}$
			$010/0$	$\Phi/1$	$\bar{\Phi}$	$\bar{\Phi}$

1 1 0	000/0	Φ/1	Φ	110/0
1 1 1	Φ	Φ	Φ	Φ
1 0 1	101/0	Φ/1	Φ	Φ/1
1 0 0	Φ/1	100/0	Φ	Φ

$$\overline{LD} = Q_2^n Q_1^n Q_0^n X_0 + Q_1^n Q_0^n X_1 + Q_2^n Q_1^n Q_0^n \overline{X}_1 + Q_2^n \overline{Q_1^n} X_1$$

$$D_0 = Q_2^n \overline{Q_1^n} + Q_2^n X_1 + \overline{Q_1^n} X_0 \quad D_1 = \overline{Q_2^n} Q_1^n \overline{Q_0^n} + Q_1^n X_0 + Q_2^n X_1$$

$$D_2 = Q_2^n \overline{Q_1^n} Q_0^n + Q_2^n X_1 + Q_0^n X_0 \quad D_3 = 0$$

Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>
CP	74163	
D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>

(74163芯片要使用的引脚一览)

按照上述逻辑表达式连接电路即可，电路详图由于逻辑表达式过于冗长略去。

5.12 解：引脚作用 ENP 高电平下可计数 ENT 高电平下可计数 CO 进位输出  
 $\overline{CLR}$  低电平下清零 LD 低电平下进入置数模式

假设两芯片状态输出的进制数均为0

图片使用两片7416芯片进行级联


对于每一片芯片  $Q_C \sim Q_A$  的输出构成四进制计数器， $Q_0$  的输出为一个二进制计数器，当  $Q_C \sim Q_A$  输入  $0x4$  时自动激活  $\overline{LD}$  引脚反转  $Q_0$  并将  $Q_C \sim Q_A$  重新置零，因此二者又级联形成一个八进制计数器。

两片芯片本身又进行级联，当低位芯片输出  $Q_C$  后会激活高位芯片的  $ENP$  引脚，使其开始计数并+1。之后低端芯片又被置为初态。


两块芯片级联构成一个64进制计数器

(输出引脚为Q1) (输出引脚为Q0)

513解 74LS90是二/五进制计数器，因此我们首先将其二进制计数器和五进制计数器级联得到十进制计数器。每次输出的位表示为0111时进行清零  
电路简图如下



514解 基本思路和5-13一致，区别是7461芯片本身是四位的，因此不用做扩展



515解 使用两片74LS90芯片级联得到100进制计数器，然后当计数达到100时置零  
输出

