



|                            |             |           |              |
|----------------------------|-------------|-----------|--------------|
| Author: Nathaniel Kalantar |             | Reviewer: |              |
| Date Modified: 5/2/2024    | Revision: A | Size: B   | Sheet 1 of 6 |



RECOMMENDED APPLICATION AND CHARACTERIZATION TEST CIRCUIT





Fig 1. Application and Characterization Circuit  
Note: This block diagram is used for characterization. (DUT soldered on Mini-Circuits Characterization test board TB-PMA3-63GLN+)  
Gain, Return loss, Output power at 1dB compression (P1 dB), output IP3 (OIP3) and noise figure measured using Agilent's N5242A PNA-X microwave network analyzer.


- Conditions:
- Gain and Return loss: Pin= -35dBm
  - Output IP3 (OIP3): Two tones, spaced 1 MHz apart, 0 dBm/tone at output.

| Component | Size | Value | P/N               | Manufacturer |
|-----------|------|-------|-------------------|--------------|
| C1        | 0402 | 22pF  | GRM1555C1H220JA01 | Murata       |
| C2        | 0402 | 22pF  | GRM1555C1H220JA01 | Murata       |
| C3        | 0402 | 100pF | GRM1555C1H101JA01 | Murata       |
| C4        | 1206 | 22uF  | GRM31CR61H106KA12 | Murata       |
| L1        | 0402 | 10nH  | LQG15HS10NJ02D    | Murata       |


| Pin Number | Function | Description  | Interface Schematic |
|------------|----------|--|---------------------|
| 1          | Vcc1     | Power supply voltage for the first amplifier stage. An external bypass capacitor of 330 pF is required as shown in the application schematic.                                    |                     |
| 2          | Vpd      | Power control pin. For maximum power, this pin should be connected to 5V. A higher voltage is not recommended. For lower die current, this voltage can be reduced.               |                     |
| 3, 6, 7    | GND      | Ground: Backside of package has exposed metal ground slug that must be connected to ground thru a short path. Vias under the device are required.                                |                     |
| 4          | RFIN     | This pin is AC coupled and matched to 50 Ohms.   |                     |
| 5          | RFOUT    | This pin is AC coupled and matched to 50 Ohms.   |                     |
| 8          | Vcc2     | Power supply voltage for the output amplifier stage. An external bypass capacitor of 330 pF is required. This capacitor should be placed no more than 20 mils from package lead. |                     |



Application Circuit




The circuit board used in the final application should use RF circuit design techniques. Signal lines should have 50 Ohm impedance while the package ground leads and exposed paddle should be connected directly to the ground plane similar to that shown. A sufficient number of via holes should be used to connect the top and bottom ground planes. The evaluation board should be mounted to an appropriate heat sink. The evaluation circuit board shown is available from Analog Devices, upon request.




| Item    | Description                        |
|---------|------------------------------------|
| J1 - J2 | PCB Mount SMA RF Connector         |
| J3      | 2 mm DC Header                     |
| C1 - C3 | 330 pF Capacitor, 0603 Pkg.        |
| C4      | 2.2 $\mu$ F Capacitor, Tantalum    |
| U1      | HMC407MS8G / HMC407MS8GE Amplifier |
| PCB [2] | 104628 Eval Board                  |

|  |             |           |              |
|--|-------------|-----------|--------------|
| Project: EECS430PhasedArray.PrjPcb<br>Sheet Title: PA.SchDoc |             |           |              |
| Author: Nathaniel Kalantar                                   |             | Reviewer: |              |
| Date Modified: 4/2/2024                                      | Revision: A | Size: B   | Sheet 3 of 6 |



Dev Board Layout



Dev Board BOM

| COUNT | ITEM_NUMBER | COMPANY PART NO.    | DESCRIPTION  | REFERENCE   |
|-------|-------------|---------------------|--|-------------|
| 1     | 1           |                     |  |             |
| 2     | 2           | 1000012822-2DFK103  | cap, CAP,0.01uF,10%,25V,0402,X7R,RoHS,SMT                      | C1 C2       |
| 2     | 3           | 1000012822-2EAJ101  | cap, CAP,100pF,5%,50V,0402,COG,RoHS,SMT                        | C3 C4       |
| 4     | 4           | 1000041706-0000000  | 1000041706-0000000, CONNECTOR,RT ANGLE JACK,MIXED              | J2 J3 J4 J5 |
| 1     | 5           | MAPS-010145-0000000 | MAPS-010145-0000000, PHASE SHIFTER,C BAND,3.5-8.0GHz,4 BIT,SMT | U1          |
| 1     | 6           | TSM-110-01-S-DV     | TSM-110-01-S-DV, CONN, TERMSTRIP, 20P_2R, .230 POST HT, SMT    | J1          |

Project: EECS430PhasedArray.PrjPeb  
Sheet Title: PhaseShifterA.SchDoc

|                            |             |           |              |
|----------------------------|-------------|-----------|--------------|
| Author: Nathaniel Kalantar |             | Reviewer: |              |
| Date Modified: 4/2/2024    | Revision: A | Size: B   | Sheet 4 of 6 |









Table 6. Control Logic Truth Table

| LS | CTRL | RFC-RF1 | RFC-RF2 |
|----|------|---------|---------|
| 0  | 0    | off     | on      |
| 0  | 1    | on      | off     |
| 1  | 0    | on      | off     |
| 1  | 1    | off     | on      |

Table 5. Absolute Maximum Ratings

| Parameter/Condition          | Symbol     | Min  | Max | Unit |
|------------------------------|------------|------|-----|------|
| Supply voltage               | $V_{DD}$   | -0.3 | 5.5 | V    |
| Digital input voltage (CTRL) | $V_{CTRL}$ | -0.3 | 3.6 | V    |
| LS input voltage             | $V_{LS}$   | -0.3 | 3.6 | V    |

Figure 16. Evaluation Board Schematic



Project: EECS430PhasedArray.PrjPeb  
Sheet Title: Switch.SchDoc

Author: Nathaniel Kalantar


Reviewer:

Date Modified: 5/2/2024


Revision: A

Size: B

Sheet 5 of 6



Dev Board Layout



Dev Board BOM

| COUNT | ITEM_NUMBER | COMPANY PART NO.    | DESCRIPTION  | REFERENCE   |
|-------|-------------|---------------------|--|-------------|
| 1     | 1           |                     |  |             |
| 2     | 2           | 1000012822-2DFK103  | cap, CAP,0.01uF,10%,25V,0402,X7R,RoHS,SMT                      | C1 C2       |
| 2     | 3           | 1000012822-2EAJ101  | cap, CAP,100pF,5%,50V,0402,COG,RoHS,SMT                        | C3 C4       |
| 4     | 4           | 1000041706-0000000  | 1000041706-0000000, CONNECTOR,RT ANGLE JACK,MIXED              | J2 J3 J4 J5 |
| 1     | 5           | MAPS-010145-0000000 | MAPS-010145-0000000, PHASE SHIFTER,C BAND,3.5-8.0GHz,4 BIT,SMT | U1          |
| 1     | 6           | TSM-110-01-S-DV     | TSM-110-01-S-DV, CONN, TERMSTRIP, 20P_2R, .230 POST HT, SMT    | J1          |

Project: EECS430PhasedArray.PrjPcb  
Sheet Title: PhaseShifterB.SchDoc

|                            |             |           |              |
|----------------------------|-------------|-----------|--------------|
| Author: Nathaniel Kalantar |             | Reviewer: |              |
| Date Modified: 4/2/2024    | Revision: A | Size: B   | Sheet 6 of 6 |