

Cache data structure sketch - rev11112024

16MB cache, 64 byte cachelines, 16 way associative, assume 32 bit address

$2^{24} / 2^6 = 2^{18}$  total cache lines,  $2^{18} / 2^4 = 2^{14}$  total sets with 16 ways per set

- Byte Select: 6 bits
- Set Index: 14 bits
- PLRU: 15 bits
- Tag: 12 bits
- MESI: 2 bits
- Dirty: 1 bit
- Valid: 1 bit

Tag										Set										Byte					
31										19										5					
20										6										0					

**16 ways per set:** 12 tag bits, 2 MESI bits, Dirty bit, Valid bit. Data not represented for simulation purposes.

V	D	M	Tag
V	D	M	Tag
V	D	M	Tag
V	D	M	Tag
V	D	M	Tag
V	D	M	Tag
V	D	M	Tag
V	D	M	Tag
V	D	M	Tag
V	D	M	Tag
V	D	M	Tag
V	D	M	Tag
V	D	M	Tag
V	D	M	Tag
V	D	M	Tag
V	D	M	Tag

2 <sup>14</sup> Sets: 14 Index bits, 15 PLRU Bits	
PLRU bits	0000000000000000
PLRU bits	0000000000000001
PLRU bits	0000000000000010
⋮	
PLRU bits	1111111111111111