Cache data structure sketch - rev11112024

16MB cache, 64 byte cachelines, 16 way associative, assume 32 bit address

 $2^{24} / 2^6 = 2^{18}$ total cache lines, $2^{18} / 2^4 = 2^{14}$ total sets with 16 ways per set

Byte Select: 6 bits
Set Index: 14 bits
PLRU: 15 bits
Tag: 12 bits
MESI: 2 bits
Dirty: 1 bit
Valid: 1 bit

Tag		Set		Byt	e
31	20	19	6	5	0

16 ways per set: 12 tag bits,2 MESI bits, Dirty bit, Validbit. Data not represented for simulation purposes.

D	М	Tag
D	М	Tag
		D M D M D M D M D M D M D M D M D M D M

2¹⁴ Sets: 14 Index bits, 15 PLRU Bits

PLRU bits	000000000000000
PLRU bits	00000000000001
PLRU bits	00000000000010
PLRU bits	11111111111111