

FULLY-DIFFERENTIAL 8-BIT SAR ADC

DR. NIPUN KAUSHIK



OVERVIEW OF THE DESIGN

SAR SWITCHING SCHEMES

Scheme	Author/Year	Switching Energy	Comment
Conventional – Charge Redistribution	P. Grey et al. – 1975 [2]	1.0	Simple/High Power
Monotonic	Chen & Brodersen, ISSCC 2006 [3]	~0.5	Not centered around VCM
VCM Precharge	Y. Zhu et al., JSSCC 2010 [4]	0.25~0.3	Need extra precharge phase
Charge Recycling	Ginsberg, ISCAS 2005 [5-6]	0.37	Break MSB into Sub DAC, Charge recycling, high linearity
MCS (Merged Capacitor Switching)	CC Liu, JSSCC 2010 [7]	0.125-0.15	Power efficient/mismatch sensitive

SWITCHING SCHEME

- The switch capacitor switching scheme [1] is utilized due to
 - Breakdown of MSB into smaller bits
 - Charge the capacitors during the hold phase; change the decision bit caps per conversion until the LSB.
 - Breakdown MSB into smaller, lower DAC – Good for Power Side channel attack current spike in CDAC
 - The paper claims to reduce power consumption by 37% of the conventional charge redistribution scheme.

SPLIT CAPACITOR




Fig1 : Split Capacitor switching scheme [5]

CHARGE RECYCLING




Fig 2: Charge recycling to save energy per conversion [6]

MAIN COMPONENTS OF THE DESIGN

- Bootstrap switch
- Comparator
- CDAC
- Digital Logic
- Reference Switches

COMPARATOR

- A double-tail comparator is used in the design. It provides a high-gain, pre-amplification with a latch. This design has been proven in various tape-outs.
- Few iterations to get the input offset less than 0.25-0.3LSB to maintain conversion integrity.
- The noise can be characterized by MC and transient sim, post-process in MATLAB/Excel to get the comparator sigma. For this design, it was 1mV.

DOUBLE TAIL COMPARATOR




Fig 4: Double-tail comparator used for SAR conversion

CDAC ARRANGEMENT




Fig 5: CDAC is arranged for 8-bit with a split capacitor arrangement.

DIGITAL LOGIC

- Synchronous Logic is used in the design for fixed timing. It comprises a D Flip-Flop Synchronizer, Switch control, DAC control, and a register to store the code.

DIGITAL LOGIC SCHEME





Fig 5: Split capacitor digital logic scheme for SAR conversion

REFERENCE SWITCHES

- The design used inverter-based switches to charge the capacitive arrays.
- SAR logic drives the switches in the DAC control phase.
- The CDAC is charged to 0.01 LSB within the sampling or clock period.



REFERENCES

1. B. Ginsburg and A. Chandrakasan, "An energy-efficient charge recycling approach for a SAR converter with capacitive DAC," in 2005 IEEE Int. Symp. Circuits Syst. (ISCAS), 2005, pp. 184–187 Vol. 1
2. J. L. McCreary and P. R. Gray, "All-MOS charge redistribution analog-to-digital conversion techniques. I," *IEEE J. Solid-State Circuits*, vol. 10, no. 6, pp. 371–379, Dec. 1975, doi: [10.1109/JSSC.1975.1050629](https://doi.org/10.1109/JSSC.1975.1050629).
3. S.-W. M. Chen and R. W. Brodersen, "A 6-bit 600-MS/s 5.3-mW Asynchronous ADC in 0.13- μm CMOS," *IEEE J. Solid-State Circuits*, vol. 41, no. 12, pp. 2669–2680, Dec. 2006, doi: [10.1109/JSSC.2006.884231](https://doi.org/10.1109/JSSC.2006.884231).
4. Y. Zhu et al., "A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 45, no. 6, pp. 1111–1121, Jun. 2010, doi: [10.1109/JSSC.2010.2048498](https://doi.org/10.1109/JSSC.2010.2048498).
5. B. P. Ginsburg and A. P. Chandrakasan, "500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DAC," *IEEE J. Solid-State Circuits*, vol. 42, no. 4, pp. 739–747, Apr. 2007, doi: [10.1109/JSSC.2007.892169](https://doi.org/10.1109/JSSC.2007.892169).
6. B. P. Ginsburg and A. P. Chandrakasan, "An Energy-Efficient Charge Recycling Approach for a SAR Converter With Capacitive DAC," in 2005 IEEE International Symposium on Circuits and Systems, Kobe, Japan: IEEE, 2005, pp. 184–187. doi: [10.1109/ISCAS.2005.1464555](https://doi.org/10.1109/ISCAS.2005.1464555).

REFERENCES

7. C.-C. Liu, S.-J. Chang, G.-Y. Huang, and Y.-Z. Lin, “A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure,” *IEEE J. Solid-State Circuits*, vol. 45, no. 4, pp. 731–740, Apr. 2010, doi: [10.1109/JSSC.2010.2042254](https://doi.org/10.1109/JSSC.2010.2042254).
8. M. Dessouky and A. Kaiser, “Very low-voltage digital audio TR modulator with 88-dB dynamic range using local switch bootstrapping,” *IEEE J. Solid-State Circuits*, vol. 36, pp. 349–355, Mar. 2001.
9. B. Razavi, “The Bootstrapped Switch: A Circuit for All Seasons,” *IEEE Solid-State Circuits Magazine*, vol. 7, no. 3, pp. 12–15, Summer 2015.
10. Masaya Miyahara, Yusuke Asada, Daehwa Paik, and Akira Matsuzawa, “A low-noise self-calibrating dynamic comparator for high-speed ADCs,” in *2008 IEEE Asian Solid-State Circuits Conference*, Fukuoka, Japan: IEEE, Nov. 2008, pp. 269–272. doi: [10.1109/ASSCC.2008.4708780](https://doi.org/10.1109/ASSCC.2008.4708780).