## Pin List

SC Top Pin list									
1 Name	Package Pin #	Pin Type	ESD	V/I ratings	Domain	Comments	On chip connectivity		[@instanceName]
2 AVDD3V	TBD	Power Input	Techfile_Pad_Names	3.3V	I/O Domain	Analog HV Rail			
3 AVDD1	TBD	Power Input	Techfile_Pad_Names	1V	Core	Analog LV Rail			
5 VINSC	TBD	Analog input (G)	Techfile_Pad_Names	3.3V	I/O Domain	Switch 1 input (SW1)	D/S of PMOS HV (3.3)	AVDD3V3	
CLKIN	TBD	Analog input (G)	Techfile_Pad_Names	3.3V	i/O Domain	Clock for system, Secondary ESD	GATE (Inverter and NAND)		
VPROBE	TBD	Analog input (G)	Techfile_Pad_Names	3.3V	i/O Domain	Secondary ESD	GATE (Inverter)	- AVEBIV	
VCMI	TBD	Analog input (G)	Techfile_Pad_Names	1V	Core	Input to OTA pair (VINP), Secondary ESD	GATE(NMOS and PMOS 1V)	DVDD1V	
VTHRESH	TBD	Analog input (G)	Techfile_Pad_Names	1V	Core	Input to Comparator (VINM). Seondary ESD	GATE (NMOS 1V)		
VSET1	TBD	Analog input (G)	Techfile_Pad_Names	3.3V	I/O Domain	REFFILTER	Ressitor 110k	- 11100	
DETECTOUT	TBD	Analog input (G)	Techfile_Pad_Names	1V	Core	Comes from OUTDRIVER (1V rail)		CLKIN	
EXT_R1	TBD	Analog input (G)	Techfile_Pad_Names	3.3V	1/0	Set current as 1uA (1MEG RES)	Source of NMOS HV (3.3), regulated by OTA		
4 AVSS	TBD	Power Input	Techfile_Pad_Names	Ground	I/O Domain adn Core	Ground			DETECTOUT
								VCMI	
				(iii -)					
								- VITINESIT	
								VSFT1	
Power and Ground								EXT_R1	
Secondary ESD								AVSS1V	
OUTPUT								÷	
								AVSS	
								[@libNan	ne] [@partName]
								EGIIDIAAII	