

FD FLASH-SAR 8-BIT ADC

NIPUN KAUSHIK

PARAMETERS

- This architecture utilizes a 2-bit flash to harness the speed of flash and a 6-bit SAR as a fine converter.
- Designs with non-integer bits were also explored, which can utilize digital correction. A 2.5-bit Flash with 5 comparators can reduce the comparator input offset [1-3].
- The number of comparators increases exponentially with the number of bits. This design uses 3 double-tail comparators with a preamplifier.
- The idea is to break down the reference current in the conversion process.
- Please refer to the vulnerability of the SAR ADC and the Power Side channel attack[4].

2-BIT FLASH

- Fully differential flash has multiple schemes that are widely used[5-7].
- This design uses an FD SAR based on [7]
 - Fully differential reference ladder
 - Sample the signal and differential reference in one phase.
 - Sample VCM voltage in the second phase, hold for signal settlement, and turn on the comparators.
- The signal thermometer code provided by three comparators is followed by
 - Bubble correction: Ensure monotonicity of the code, remove incorrect transitions.
 - Thermometer to 2-bit binary encoder – Used on Top two bits of SAR code register


6- BIT SAR

- The 6-bit find SAR converter is based on a split-capacitor and charge recycling scheme similar to the 8-bit SAR converter [8,9].
- The code from Flash is saved on the SAR register after flash conversion, followed by the SAR codes.
- After the SAR conversion, the final 8-bit code is available at the end of the cycle


SECURE CDAC ARRANGEMENT

- The top two bits of the CDAC are divided equally to reduce the reference current in the CDAC.
- The top two bits equate to $32C + 64C = 96C$
 - This is broken down into $32C + 32C + 32C = 96C$
- Flash thermometer output controls these three capacitors, which provide fine control and less charge dump at one time, leading to a spike.
- Spike reduction is controlled by a soft start mechanism, which turns on these bits with a delay.
- Delay lines are used to turn these bits with a fixed deterministic delay.


CDAC ARRANGEMENT



2-BIT FLASH CONVERTER



CDAC INITIALIZATION WITH FLASH BITS



REFERENCES

1. U-Fat Chio et al., "Design and Experimental Verification of a Power Effective Flash-SAR Subranging ADC," *IEEE Trans. Circuits Syst. II*, vol. 57, no. 8, pp. 607–611, Aug. 2010, doi: [10.1109/TCSII.2010.2050937](https://doi.org/10.1109/TCSII.2010.2050937).
2. M. Eslami, M. Taherzadeh-Sani, and F. Nabki, "A 1-V 690 μ W 8-bit 200 MS/s flash-SAR ADC with pipelined operation of flash and SAR ADCs in 0.13 μ m CMOS," in *2015 IEEE International Symposium on Circuits and Systems (ISCAS)*, Lisbon, Portugal: IEEE, May 2015, pp. 289–292. doi: [10.1109/ISCAS.2015.7168627](https://doi.org/10.1109/ISCAS.2015.7168627).
3. S. H. Lewis, H. S. Fetterman, G. F. Gross, R. Ramachandran, and T. R. Viswanathan, "A 10-b 20-Msample/s analog-to-digital converter," *IEEE Journal of Solid-State Circuits*, vol. 27, no. 3, pp. 351–358, Mar. 1992, doi: [10.1109/4.121557](https://doi.org/10.1109/4.121557).
4. Gnad, D. R., Krautter, J., & Tahoori, M. B. (2019). Leaky noise: New side-channel attack vectors in mixed-signal IoT devices. *IACR Transactions on Cryptographic Hardware and Embedded Systems*, 305-339.
5. L. Sumanen, M. Waltari, V. Hakkarainen, and K. Halonen, "CMOS dynamic comparators for pipeline A/D converters," in *Proc. IEEE ISCAS*, 2002, pp. V-157-V-160.
6. H. G. Wei, U-F. Chio, Y. Zhu, S. W. Sin, S. P. U, and R. P. Martins, "A power scalable 6-bit 1.2 GS/s flash ADC with power on/off track-and-hold and preamplifier," in *Proc. IEEE ISCAS*, May 2008, pp. 5–8.

REFERENCES

7. B. Razavi, “The Flash ADC [A Circuit for All Seasons],” *IEEE Solid-State Circuits Mag.*, vol. 9, no. 3, pp. 9–13, 2017, doi: [10.1109/MSSC.2017.2712998](https://doi.org/10.1109/MSSC.2017.2712998).
8. B. Ginsburg and A. Chandrakasan, “An energy-efficient charge recycling approach for a SAR converter with capacitive DAC,” in 2005 IEEE Int. Symp. Circuits Syst. (ISCAS), 2005, pp. 184–187 Vol. 1
9. B. P. Ginsburg and A. P. Chandrakasan, “500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DAC,” *IEEE J. Solid-State Circuits*, vol. 42, no. 4, pp. 739–747, Apr. 2007, doi: [10.1109/JSSC.2007.892169](https://doi.org/10.1109/JSSC.2007.892169).