SystemC DataTypes Part III

Feb-9-2014

System Verilog Migration









Arbitrary Width Bit Type

sc_bit is one bit wide, SystemC provides sc_bv or SystemC Bit Vector for multi bit vector declaration. The width of the vector is specified in integer . The rightmost index of the vector is 0 and is also the least significant bit. A width of M sets the vector size and direction to be M-1 down to 0 with the Mth bit being the most significant bit.

If assignement to bit vector variable is less size (width), then rest of the bits are extened with 0. If they are more, then they are truncated.

The sc_bv type introduces some new operators and methods that perform bit reduction, range selection. Bit reductions and range selection can not be performed on port and signals.

Operator	Description	Usage
&	Bitwise AND	expr1 & expr2
	Bitwise OR	expr1 expr2
٨	Bitwise XOR	expr1 ^ expr2
~	Bitwise NOT	~expr
& =	AND assignment	variable &= expr
=	OR assignment	variable = expr
^=	XOR assignment	variable ^= expr
=	Equality	expr1 = expr2
!=	Inequality	expr1 != expr2
	Bit selection	variable [index]
(,)	Concatenation	(expr1, expr2, expr3)

Methods in Arbitrary Width Bit Type

Methods	Description	Usage
range()	Range selection	variable.range(indexl, index2)
and_reduce() Reduction AND		variable.and_reduce()

```
or_reduce() Reduction OR variable.or_reduce()
xor reduce() Reduction XOR variable.xor reduce()
```

🔷 Example : Arbitrary Width Bit Type

```
1 #include <systemc.h>
2
3 int sc_main (int argc, char* argv[]) {
    sc_bv<8> data bus ;
5
    sc_bv<16> addr bus ;
6
    sc_bit
              parity
7
    // Assign value to sc by
     data bus = "00001011";
9
    cout <<"Value of data_bus : " << data_bus << endl;</pre>
    // Use range operator
10
11
     addr bus.range(7,0) = data bus;
    cout <<"Value of addr_bus : " << addr_bus << endl;</pre>
12
    // Assign reverse to addr bus using range operator
13
    addr_bus.range(0,7) = data_bus;
14
    cout <<"Value of addr_bus : " << addr_bus << endl;</pre>
15
    // Use bit select to set the value
16
    addr_bus[10] = "1";
17
    cout <<"Value of addr_bus : " << addr_bus << endl;</pre>
18
19
    // Use reduction operator
    parity = data bus.xor reduce();
20
    cout <<"Value of parity : " << parity << endl;</pre>
21
22
23
    return 1;
24 }
```

You could download file arb_width_bit_type.cpp here

Simulation : Arbitrary Width Bit Type

```
SystemC 2.0.1 --- Oct 6 2006 19:17:37
Copyright (c) 1996-2002 by all Contributors
ALL RIGHTS RESERVED
Value of data_bus: 00001011
Value of addr_bus: 000000000001011
Value of addr_bus: 0000000011010000
Value of addr_bus: 0000010011010000
Value of parity: 1
```

Arbitrary Width Logic Type

sc_logic is one bit wide, SystemC provides sc_lv or SystemC Bit Vector for multi logic vector declaration. The width of the vector is specified in integer . The rightmost index of the vector is 0 and is also the least significant bit. A width of M sets the vector size and direction to be M-1 down to 0 with the Mth bit being the most significant bit.

If assignement to logic vector variable is less size (width), then rest of the bits are extened with 0. If they are more, then they are truncated.

The sc_lv type introduces some new operators and methods that perform bit reduction, range selection. Bit reductions and range selection can not be performed on port and signals.

No arthemetic operations are allowed on sc_lv types, instead they need to be performed on sc_int or sc_uint and then assigned to sc_lv.

Example : Arbitrary Width Logic Type

```
1 #include <systemc.h>
3 int sc_main (int argc, char* argv[]) {
    sc_lv<8> data_bus (sc_logic ('z')); // All bits are Z
     sc lv<16> addr bus ; // All bits are X
     SC_logic parity
6
    // Print Default value of data_bus
    cout <<"Value of data bus : " << data bus << endl;</pre>
    // Assign value to sc bv
10
    data bus = "00001011";
    cout <<"Value of data_bus : " << data_bus << endl;</pre>
    // Use range operator
12
13
    addr_bus.range(7,0) = data_bus;
     cout <<"Value of addr_bus : " << addr_bus << endl;</pre>
14
    // Assign reverse to addr bus using range operator
15
     addr_bus.range(0,7) = data_bus;
16
     cout <<"Value of addr bus : " << addr bus << endl;</pre>
17
    // Use bit select to set the value
18
     addr_bus[10] = "1";
    cout <<"Value of addr bus : " << addr bus << endl;</pre>
20
    // Use reduction operator
21
22
     parity = data bus.xor reduce();
     cout <<"Value of parity : " << parity << endl;</pre>
23
24
25
     return 1;
26 }
```

You could download file arb_width_logic_type.cpp here

🔷 Simulation : Arbitrary Width Logic Type

```
SystemC 2.0.1 --- Oct 6 2006 19:17:37
Copyright (c) 1996-2002 by all Contributors
ALL RIGHTS RESERVED
Value of data_bus : ZZZZZZZ
Value of data_bus : 00001011
Value of addr_bus : XXXXXXXXX00001011
Value of addr_bus : XXXXXXXXXX11010000
```

Value of addr_bus : XXXXX1XX11010000

Value of parity : 1









Copyright • 1998-2014

Deepak Kumar Tala - All rights reserved

Do you have any Comment? mail me at:deepak@asic-world.com