Out-of-Order APEX Processor Design Documentation

Created by - Narendra Khatpe

Table of Contents

- 1. Major Data Structures and Associated Functions
 - 1.1 Reorder Buffer (ROB)
 - ROB Functions
 - 1.2 Register Management
 - Register Management Functions
 - 1.3 Control Flow Predictor
 - Predictor Functions
 - 1.4 Reservation Stations
 - RS Functions
 - 1.5 Load/Store Queue (LSQ)
 - LSQ Functions
- 2. Critical Path Operations and Timing
 - 2.1 Data Dependencies and Critical Paths
 - 2.2 Timing Requirements
 - 2.3 Main Execution Loop
- 3. Interface Specifications
 - 3.1 Memory Interface
 - 3.2 Instruction Fetch Interface
 - 3.3 Result Reporting Interface
- 4. High-Level Architecture Diagrams
 - 4.1 Pipeline Overview
 - 4.2 Register Renaming Flow
 - 4.3 Control Flow Prediction and Recovery
 - 4.4 Forwarding Mechanism
 - 4.5 LSQ Operation Flow
 - 4.6 Instruction State Transitions

1. Major Data Structures and Associated Functions

1.1 Reorder Buffer (ROB)

```
struct ROB_Entry {
    uint32_t pc;
    InstructionType type;

RANCH/JALP/RET)
    uint32_t dest_arch_reg;
    uint32_t old_phys_reg;
    uint32_t old_phys_reg;
    bool completed;
    uint32_t value;
    bool exception;
    bool mispredicted;
    uint32_t target_addr;
    uint32_t target_addr;
    uint32_t target_sed;
    lint32_t target_sed;
    lint sed;
    int head;
    int head;
    int count;
    // So ROB entries
};
```

ROB Functions:

```
// Called from D2/Dispatch stage
void Add_ROB_Entry(Instruction inst, RenameInfo rename_info) {
    Actions:
    1. Create new entry at tail
    2. Store instruction info and register mappings
    3. Record old physical register for rollback
    4. Set control tag for speculative path
    5. Update tail pointer
}
```

```
// Called during Commit stage
void Commit_Entry() {
   Actions:
   1. Check if head entry is valid and complete
    2. Based on instruction type:
       a. For Integer/Multiply instructions:
          - Update backend rename table for destination register
          - Free old physical register mapping
       b. For CC-setting instructions:
          - Update backend rename table for both destination register and
          - Free old physical registers for both mappings
       c. For branches/JALP/RET:
          - Verify prediction was correct
          - If mispredicted:
              * Restore checkpointed state (frontend rename table, free
                lists)
              * Flash clear all speculative state
              * Reset ROB tail to branch entry
              * Redirect fetch to correct target
          - Free any temporary registers
       d. For memory operations:
          - For loads: verify no store violations
          - For stores: ensure memory write is complete
          - Update backend table if destination register exists
    3. For all instructions:
       - Check exception status
       - Update performance counters
       - Free ROB entry
       - Advance head pointer
}
// Called by Function Units
void Write Result(uint32 t rob idx, uint32 t value, bool mispredict) {
   Actions:
   1. Update entry with result
   2. Set completion status
   3. For branches, set misprediction status
   4. Signal ROB entry ready for commit
// Called on misprediction
```

```
void Rollback(uint32_t rob_idx) {
    Actions:
    1. Identify all instructions after rob_idx
    2. Restore old physical register mappings
    3. Return freed registers to free list
    4. Reset tail to rob_idx
    5. Signal pipeline flush
    6. Restore checkpointed state
}
```

1.2 Register Management

```
struct RenameTable {
    struct Mapping {
         uint32_t phys_reg;  // Physical register number
bool valid;  // Valid bit
    };
    Mapping arch_to_phys[32]; // Architectural to physical mapping
    Mapping cc_to_phys[1]; // CC flag mapping
};
struct RegisterState {
    RenameTable frontend; // Frontend rename table
RenameTable backend; // Backend rename table (updated at commit)
    Queue<uint32_t> free_list_uprf; // Free physical registers (60 entries
    Queue<uint32 t> free list ucrf; // Free CC registers (10 entries)
};
struct Checkpoint {
    // Register State
    RenameTable frontend_table; // Frontend rename table state
    Oueue<uint32 t> free list uprf; // Free physical register list state
    Queue<uint32 t> free list ucrf; // Free CC register list state
    // Control Flow State
    uint32_t branch_pc;  // PC of branch instruction
uint32_t predicted_target;  // Predicted target address
bool predicted_direction;  // Predicted branch direction
                                       // Predicted branch direction
    // Return Stack State
    uint32_t ras_contents[4]; // Copy of return address stack
    int ras_top;
                                        // RAS top pointer
```

```
// Resource State
   // Speculative State Tracking
   uint32_t control_tag; // Tag for this checkpoint
                               // ROB index of branch
   int rob position;
};
Register Management Functions:
// D2 stage renaming
uint32_t Allocate_Physical_Register() {
   Actions:
   1. Get register from free list
   2. Mark as allocated
   3. Return physical register number
}
// D2 stage renaming
void Update_Frontend_Table(uint32_t arch_reg, uint32_t phys_reg) {
   1. Save old mapping for rollback
   2. Update frontend table entry
   3. Mark old register for future free
}
// Commit stage
void Update Backend Table(uint32 t arch_reg, uint32 t phys_reg) {
   1. Update backend table mapping
   2. Free old physical register
   3. Return to free list
// Checkpoint for branches
void Save_Register_State() {
   Actions:
   1. Copy frontend table state
   2. Save free list status
   3. Store valid bits
// Create checkpoint for speculative execution
void Create_Checkpoint(uint32_t pc, InstructionType type) {
   Actions:
   1. Save current frontend rename table state
   Copy both free lists (UPRF and UCRF)
```

```
3. Save return stack if branch/JALP
   4. Store all valid bits for registers
   5. Generate and assign control tag
    6. Record ROB position
   7. Save prediction information
}
// Verify branch prediction
bool Verify_Prediction(uint32_t rob_idx) {
   Actions:
    1. Compare actual outcome with prediction:
       - For conditional branches: check condition vs prediction
       - For JALP: verify target address
       - For RET: compare target with predicted return address
    2. If mismatch:
       - Signal misprediction
       - Prepare recovery information
    3. Update predictor with actual outcome
   4. Return verification result
}
// Handle misprediction recovery
void Handle_Misprediction(uint32_t rob_idx) {
   Actions:
    1. Locate corresponding checkpoint
    2. Restore frontend rename table state
    3. Restore free lists to checkpointed state
    4. Reset valid bits for registers
    5. If RET misprediction:
       - Restore return address stack
    6. Clear all instructions after rob idx:
       - Flash clear reservation stations with matching control tag
       - Invalidate ROB entries
       - Return physical registers to free list
    7. Update branch predictor with correct information
   8. Redirect fetch to correct target
}
// Recovery
void Restore_Register_State(Checkpoint cp) {
    1. Restore frontend table
    2. Restore free lists
    3. Clear speculative mappings
```

1.3 Control Flow Predictor

```
struct Predictor Entry {
    bool established; // Entry validity
PredictorType type; // BRANCH/JALP/RET
uint32_t target_addr; // Predicted target
bool last_outcome; // For positive offset branches
uint32_t pc; // Instruction address
int ras_index; // RAS pointer for RET
};
struct Return_Stack {
    uint32_t addresses[4]; // 4-entry RAS
    int top;
                               // Stack pointer
};
struct Control Predictor {
    Predictor_Entry table[8]; // 8-entry prediction table
    Return_Stack ras; // Return address stack int head; // FIFO replacement pointer
};
struct Control Tag {
    };
   2. Predictor Functions:
// Fetch stage Lookup
bool Lookup Prediction(uint32 t pc) {
    Actions:
    1. Search predictor table
    2. On hit:
        - For negative offset branch: predict taken
        - For positive offset branch: use last outcome
        - For JALP: always taken with target
        - For RET: use RAS prediction
    3. On miss: return default prediction
}
// D2 stage entry creation
void Establish_Predictor_Entry(uint32_t pc, InstructionType type) {

    Select victim entry (FIFO)

    2. Initialize fields
```

```
3. Set established bit
   4. For branch: set prediction based on offset
// IntFU update
void Update_Predictor(uint32_t pc, bool actual_outcome, uint32_t target) {
   Actions:
   1. Find matching entry
   2. Update last_outcome for positive offset branches
    3. For JALP: push return address to RAS
   4. For RET: verify target matches prediction
// JUMP resolution in IntFU
void Execute_Jump(uint32_t rob_idx) {
   1. Calculate target address from source register
   2. Update PC with calculated target
    3. Clear fetch interface.jump pending flag
   4. Resume instruction fetch from new target
   5. Use control tag to identify and flush all instructions after JUMP
   6. Signal completion to ROB
}
```

1.4 Reservation Stations

```
Actions:

    Select appropriate RS (IRS/MRS/LSQ)

   2. Initialize entry fields
   3. Check source readiness
   4. Set control tag
    Assign timestamp
}
// Result forwarding
void Update_RS_Sources(uint32_t tag, uint32_t value) {
   1. Search for matching source tags
   2. Update values
   3. Mark sources ready
   4. Check instruction readiness
// Issue selection
Instruction Select_For_Issue() {
   Actions:
   1. Find ready instructions
   2. Select oldest ready instruction
   3. Remove from RS
   4. Forward to function unit
```


1.5 Load/Store Queue (LSQ)

```
// Values
    uint32_t base_value;  // Base register value
uint32_t offset_value;  // Offset value
    // Control
    uint32_t age;  // For ordering memory operations
bool completed;  // Execution status
bool violated;  // Memory order violation
};
struct LSQ {
    LSQ_Entry entries[6]; // 6-entry queue
int head; // Oldest entry
int tail; // Next free entry
int count; // Number of valid entries
};
LSQ Functions:
// Called from D2/Dispatch
void Add_LSQ_Entry(Instruction inst, RenameInfo rename_info) {
    Actions:
    1. Create entry at tail
    2. Initialize dependency tracking
    3. Set ROB index
    4. Update age counter
    5. Check for structural hazards
}
// Address calculation
void Calculate_Address(uint32_t lsq_index) {
    1. Verify base and offset ready
    2. Compute effective address
    3. Check for memory dependencies
    4. Signal ready for memory access
// Memory access control
bool Can Execute Memory(uint32 t lsq index) {
    Actions:
    1. For Loads:
        - Check preceding stores' addresses
        - Verify no unknown addresses
        - Check for store-to-load forwarding
    2. For Stores:
        - Ensure at LSQ head
```

```
Verify data value availableCheck ROB positionReturn execution permission
```

2. Critical Path Operations and Timing

2.1 Data Dependencies and Critical Paths



2.2 Timing Requirements Table

Operation	Cycles	Dependencies	Critical Constraints
Fetch	1	Predictor lookup	Must complete predictor access
Decode 1	1	Instruction valid	None
Decode 2	1	Free registers, ROB space	Must allocate all resources
IntFU	1	Source operands	Must handle forwarding
MulFU	4	Source operands	Pipeline stalls on resource conflict
MemFU	3	Address calculation	Must verify memory order
Forwarding	2	Result ready	1 cycle tag + 1 cycle value
Commit	1	ROB head complete	Must update backend state atomically

```
2.3 Main Execution Loop
void Simulate_Cycle() {
    Actions:
    1. Commit Stage:
        - Process ROB head entries
        - Update backend rename table
        - Handle mispredictions
    2. Execute Stage:
        - Process function units
        - Handle forwarding
        - Update ROB entries
    3. Issue Stage:
        - Select ready instructions
        - Forward to function units
    4. Dispatch Stage (D2):
        - Decode instruction
        - If JUMP instruction:
            * Generate unique control tag
            * Set fetch_interface.jump_pending
            * Record JUMP PC
        - Rename registers
        - Create ROB entries
```

- Add to reservation stations

5. Decode Stage (D1):

- Decode instructions - Handle predictor misses

```
6. Fetch Stage:
    - Get next instruction
    - Access predictor
    - Update PC
```

3. Interface Specifications

3.1 Memory Interface

```
struct Memory_Interface {
   // Memory Access Functions
   uint32_t Read_Memory(uint32_t address) {
       Actions:
       1. Check address alignment
       2. Access memory system
       3. Return data with appropriate timing
       4. Handle memory exceptions
   void Write_Memory(uint32_t address, uint32_t data) {
       Actions:

    Verify store permission

       2. Check address alignment
       3. Update memory system
       4. Signal completion to LSQ
   // Memory Status
   bool Is_Busy();  // Memory system availability
   void Handle_Exception(); // Memory exception handling
};
```

3.2 Instruction Fetch Interface

```
struct Fetch_Interface {
                           // Flag for JUMP in progress
   bool jump_pending;
                            // PC of current JUMP
   uint32_t jump_pc;
   // Modified Fetch Control
   Instruction Fetch_Next() {
       Actions:


    Check jump_pending flag

        If jump_pending, return NOP
       3. Otherwise:
           - Access instruction memory
          - Check for fetch exceptions
          - Update fetch PC
           - Handle prediction lookup
   }
};
   // PC Management
   void Update_PC(uint32_t new_pc) {
       Actions:
       1. Handle PC redirect
       2. Clear fetch buffer
       3. Update predictor state
   // Fetch Status
   bool Is_Fetch_Stalled();
   uint32_t Get_Current_PC();
};
```


3.3 Result Reporting Interface

4. High-Level Architecture Diagrams


4.1 Pipeline Overview




4.2 Register Renaming Flow




4.3 Control Flow Prediction and Recovery



4.4 Forwarding Mechanism



4.5 LSQ Operation Flow



4.6 Instruction State Transitions

