Figure 4.8 Parallel Processor Architectures