

Hardware:

Verilog:

language features

→ Module definitions are disjoint

Syntax:

module module name (list of ports);

.....

end module

→ module can be instantiated in another module

→ instantiation allows hierarchy

assign statement ⇒ Behavioural description.

↳ Continuous assignment.

LHS is net type (wire)

RHS is both net & register type.

typically assign statements are right after port & net declarations. Used to mainly model combinational circuits

Datatypes: two types

→ Net : Default value: z (high impedance)

1) Continuously driven

2) cannot store value

3) used to model connections in cont assignments
and instantiations

→ Register : Default value: x (unknown logic state).

1) Retains value

2) storage elements & sometimes translate into
combinational circuits.

Net: wire, wor, wond, tri, supply0, supply1

tri & net type are similar datatypes.

Register: reg, integer, real, time.

Synthesis: Design process of hardware/modules.

Simulation: Process such as timing & delays to verify synthesis.

Aynchronous: reset signal in sensitivity list

Synchronous: Only clock in sensitivity list.

integer: register datatype to manipulate quantities.

useful in loop counting

treated as 2's complement signed integer

Default size is 32-bits.

real: Used to store floating point

rounded off when stored in integer.

time: Used to track time. ($\$time = \text{system function}$)

Syntax: time curr_time gives current time.
 $\text{curr_time} = \$time$.

Vectors: multiple bit quantities:

no ranges \rightarrow single bit value

[range1: range2] variable.

\Rightarrow Variable of size $2^{\text{range1}} - 1$: range1 to range2

Ranges can be arbitrary values

e.g. $[7:0]a \Rightarrow$

--	--	--	--	--	--	--	--

(a) 7 6 5 4 3 2 1 0

* $[5:8]a \Rightarrow$

--	--	--	--	--	--	--	--

(a) 1 2 3 4 5 6 7 8

Important difference between $[7:0]a$ & $[1:10]a$.

part-selects: reg [31:0] IR



reg [7:0] a $\Rightarrow a = IR[31:24]$

Multidimensional arrays:

ex: reg [31:0] register_bank[15:0] \Rightarrow 16 32-bit registers.
 to access above example we need two indices.
 eg: register_bank[5] \Rightarrow gives 32-bit value at 5th index.
 register_bank[5][4] \Rightarrow gives 4th bit of 5th 32-bit register.

Parameter: Constant with given name.

ex: module Counter (clear, clk, count);

parameter N=7

input clk, clear;

output [0:N] count; \rightarrow By default output is
of type Net(wire)

reg [0:N] count;
always @ (negedge clk) begin

if (clear)

count<=0;

else

Count<=Count+1;

end

endmodule.

\rightarrow Any variable inside
always block
must be of type reg

specifies precision for
 \uparrow delays.

time scale directives:

syntax: timescale <reference-time-unit>/<time-precision>

Specifies unit of time for
measurement

Instantiation: positional association
explicit association

Operators:

Arithmetic operators: Unary & Binary.

Unary $\rightarrow (+)$ & $(-)$ Binary $\rightarrow (+), (-), (*), (/), (\%), (**)$

Logical operator: Only logic values: $!, \&, \|, \wedge, \vee$.

Relational operators: $=, \neq, \geq, \leq, <, >$.

Bitwise operators: $\sim, \&, |, \wedge \rightarrow$ exclusive OR, $\wedge\wedge \rightarrow$ AND


~~* Reduction operators: Converts multiple bit input to single bit op~~

$\wedge \rightarrow$ bitwise AND $\wedge\wedge \rightarrow$ bitwise NAND $\wedge \rightarrow$ bitwise AND

$\vee \rightarrow$ bitwise OR $\vee\vee \rightarrow$ bitwise NOR $\vee\wedge \rightarrow$ bitwise EX-NOR

ex: wire [3:0] x; wire y;

assign y = f(x); \Rightarrow



ex: $a=0111$ $b=1100$
 $c=0100$

Reduction
operator.

$$f_1 = {}^1 a \Rightarrow 0 \oplus 1 \oplus 1 \oplus 1 = 1$$

$$f_2 = {}^1 (a \wedge b) \Rightarrow 0111$$

$$\begin{array}{r} 1100 \\ \hline 011 \end{array}$$

$$\Rightarrow f(1011) = 0$$

$$f_3 = {}^1 a \wedge {}^1 b \Rightarrow {}^1 a \Leftrightarrow 0 \oplus 1 \oplus 1 \oplus 1 = 1$$

$$\wedge {}^1 b \Rightarrow 0 \oplus 0 \oplus 1 \oplus 0 \oplus 0 = 1$$

$$\Rightarrow f_3 = {}^1 f 1 = 1$$

Shift Operators: $>>$ \rightarrow shift right $<<$ \rightarrow shift left.

~~***~~ $>>>$ \rightarrow arithmetic shift right.

ex: Q's complement NO system.



for Q's Complement no's

shift right \Rightarrow $\times 2$ \rightarrow meanings (+/-) sign binary numbers

shift left $\Rightarrow *2$.

for -ve no: \rightarrow shift with 1s

for +ve no: \rightarrow shift with 0s

Conditional Operators:

expression ? true_expr : false_expr

ex: assign a = (b > c) ? b : c;

→ means assign a to b (or) c based on (b > c) result.

Concatenation Operator:

Replication Operator:

ex: {3{3'b001}} \Rightarrow 001001001

- * presence of z or x in a reg or wire in arithmetic
- * expression - result whole expression to be x (unseen)

Behavioral Modeling:

ex1: 16x1 multiplexer.

a) Pure behavioral modeling;

module mux16to1(in,sel,out);

input [15:0] in;

input [3:0] sel;

output out;

assign out = in[sel];

endmodule.

//testbench continued;

#5 A=16'h3f00,S=4'h0;

#5 S=4'h1;

#5 S=4'h6;

#5 S=4'hC;

#5 \$finish;

end //end doesn't have
endmodule //semicolon.

//testbench for 16to1 mux.

module murtest;

reg [15:0] A;

reg [3:0] S;

wire F;

mux16to1 m1 (.A(in), .S(sel), .F(out));

initial begin

\$dumpfile("mux16to1.vcd");

\$dumpvars(0,murtest);

\$monitor(\$time,"A=%h,S=%h,F=%b",A,S,F);

b) Behavioral modeling of 4x1 mux & structural modeling of 16x1

```
module mux4to1(in,sel,out);  
    input [3:0]in;  
    input [1:0]sel;  
    output out;  
    assign out = in[sel];  
endmodule
```

```
module mux16to1(in,sel,out);
```

```
    input [15:0]in;  
    input [3:0]s;  
    output out;  
    wire [3:0]w;  
    mux4to1 m1 (in[3:0], s[1:0], w[0]);  
    mux4to1 m2 (in[4:7], s[1:0], w[1]);  
    mux4to1 m3 (in[11:8], s[1:0], w[2]);  
    mux4to1 m4 (in[5:12], s[1:0], w[3]);  
    mux1to1 m5 (w[3:0], s[3:2], out);  
endmodule
```

c) Behavioral modeling of 2x1 mux & structural model of 4x1 mux

```
module mux8to1(in,sel,out);
```

```
    input [1:0]in;  
    input sel;  
    output out;  
    assign out = in[sel];  
endmodule
```

```

module mux4to1 (in, sel, out);
    input [3:0] in;
    input [1:0] sel;
    output out; wire [1:0] w;
    mux2x1 m1 (in[1:0], sel[0], w[0]);
    mux2x1 m2 (in[3:2], sel[0], w[1]);
    mux2x1 m3 (w, sel[1], out);
endmodule


```

d) Structural implementation of 2x1 mux

```

module mux2x1 (in, sel, out);
    input [1:0] in;
    input sel;
    output out; wire [1:0] w;
    AND g1 (w[0], ~sel, in[0]);
    AND g2 (w[1], sel, in[1]);
    OR g3 (out, w[0], w[1]);
endmodule

```



Generation of status flags: sign, zero, carry, parity, overflow
 - /
 ↕ ↕ ↕ ↕ ↕
 1/0 non-zero cout 1/0 count overflow

16-bit adder - example

a) Behavioral description

module ALU (X, Y, Z, sign, zero, carry, parity, overflow);

input [15:0] X, Y;

output [15:0] Z;

output sign, zero, carry, parity, overflow;

assign {carry, ~~Z~~} = X + Y;

assign sign = ~~~Z[5]~~;

assign zero = ~~~|Z|~~;

assign parity = ~~~^Z~~;

assign overflow = ~~(X[15] & Y[15] & ~Z[5]) | (~X[15] & ~Y[15] & Z[5])~~;

endmodule.

// testbench

module ALUtest;

reg [15:0] X, Y;

wire [15:0] Z;

wire S, ZR, C, P, Of;

ALU DOT (X, Y, Z, S, ZR, C, P, Of);

initial begin

\$dumpfile("alu.vcd");

\$dumpvars("O", alutest);

\$monitor(\$time, "X=%h, Y=%h, Z=%h, S=%h, ~~Z~~=%h,

C=%h, P=%h, Of=%h", X, Y, Z, S, ZR, C, P, Of);

#5 X=16'h8fff; Y=16'h8000;


#5 X=16'hffff; Y=16'h0002;

#5 X=16'hAAAA; Y=16'h5555;

#5 \$finish;

end endmodule.

b) 16-bit adder using 4-bit adders and ripple carry.



behavioral description of adder 4-bit:

```
module adder4(S, Cout, A, B, Cin);
    input [3:0] A, B;
    input Cin;
    output [3:0] S;
    output Cout;
    assign {Cout, S} = A + B + Cin;
end module
```

structural description of 16-bit adder from 4-bit adder.

```
module ALU(X, Y, Z, Sign, Carry, zero, parity, overflow);
    input [15:0] X, Y;
    output [15:0] Z;
    output sign, carry, zero, parity, overflow;
    wire [3:0] C;
```

```
assign sign = Z[15];
assign zero = ~Z[15];
assign parity = ~Z[14];
assign overflow = (X[15] & Y[15] & ~Z[15]) |  
                  (~X[15] & ~Y[15], Z[15]);
```


// module instantiations;

```

adder4 DUT1 (Z[3:0], C[1], X[3:0], Y[3:0], Cin);
adder4 DUT2 (Z[4:4], C[2], X[4:4], Y[4:4], C[1]);
adder4 DUT3 (Z[1:8], C[3], X[1:8], Y[1:8], C[2]);
adder4 DUT4 (Z[15:12], carry, X[15:12], Y[15:12], C[3]);
endmodule.

```

c) Behavioral implementation of full adder to 4bit adder.



Ripple Carry adder:

```

module adder4 (S, C, A, B, Cin);
    input [3:0] A, B;
    input Cin;
    output [3:0] S;
    output C; wire [3:1] e;
    full adder fa1 (S[0], C[1], A[0], B[0], Cin);
    full adder fa2 (S[1], C[2], A[1], B[1], C[1]);
    full adder fa3 (S[2], C[3], A[2], B[2], C[2]);
    full adder fa4 (S[3], C, A[3], B[3], C[3]);
endmodule

```

```

module fulladdei (sum, carry, a, b, cin);
    input a, b, cin;
    output sum, carry;
    assign {carry, sum} = a+b+cin;
endmodule.

```

d) Structural model of full adder:

```
module fulladder(sum,carry,a,b,cin);
    input a,b,cin;
    output sum, carry;
    wire s1,C1,C2;
    XOR g1(s1,a,b);
    XOR g2(sum,s1,cin);
    AND g3(a,a,b);
    AND g4(C2,s1,C1);
    XOR g5(carry,C1,C2);
endmodule.
```

Ripple Carry adder - slow, simple
Carry lookahead adder - fast, complex

$$g_i = A_i \cdot B_i$$

$$P_i = A_i \oplus B_i$$

Carry lookahead principle $C_{i+1} = g_i + P_i C_i$

$$C_1 = g_0 + P_0 C_0$$

$$C_2 = g_1 + P_1 C_1$$

$$C_3 = g_2 + P_2 C_2$$

$$C_4 = g_3 + P_3 C_3$$

using these expressions
we can find future carry

* Circuit first generates
 g_i & P_i terms and
then carry and sum
conditions are implemented

$$\Rightarrow S_0 = A_0 \oplus B_0 \oplus C_0 = P_0 \oplus C_0$$

$$S_1 = P_1 \oplus C_1$$

$$S_2 = P_2 \oplus C_2$$

$$S_3 = P_3 \oplus C_3$$

Verilog description styles.

module modulename;

Signal declarations

assign statements

} procedural statements.

endmodule

examples with assign statements.

module genmux(data, select, out);

input [15:0] data;

input [3:0] select;

output out;

assign out = data[select];

endmodule.

* conditional operator generates MUX

every conditional operator generates $2^k \times 1$ MUX

Based on the size of i/o the MUX count increases.

module gendecoder(out, in, sel);

input in;

input [1:0] sel;

output [0:3] out;

assign out[sel] = in;

endmodule

Level sensitive D-type latch

module level-sensitive-latch (D, EN, Q);

input D, EN;

Output Q;

```
assign Q = En ? D : Q;  
endmodule
```

If input is somehow in output then memory element/latch is generated by synthesizing tool.

SR Latch:

```
module sr_latch (Q,  $\bar{Q}$ , S, R);  
    input S, R;  
    output Q,  $\bar{Q}$ ;  
    assign Q =  $\sim(R \cdot f(\bar{Q}))$ ;  
    assign  $\bar{Q} = \sim(S \cdot f(Q))$ ;  
endmodule
```

Procedural assignments:

Procedural blocks:

Initial blocks: Only in test benches/not in synthesis

Always blocks: Both synthesis & test benches

Sequential statements: executed in the order of appearance.
Initialization and declaration can be merged.

Only reg type can be used inside procedural blocks.

This is because of mapping to hardware registers when the condition of event expression is not evaluated.

a) Sequential statement blocks:

```
begin  
'  
end'
```

b) if ... else

② if ... elseif ... elseif ... else

c) case statements

Case (<expression>)

expr1:

expr2:

exprn:

default:

endcase.

two variation:

CaseZ: Z values are don't care

CaseX: Z, X values are don't care.

ex:

reg [3:0] state;

integer next_state;

CaseX (state)

4'b1XXX: next_state=0;

4'b01XX: next_state=1;

4'b00IX: next_state=2;

4'bXXX1: next_state=3;

default: next_state=0;

endcase

d) while loop;

while (<expression>)

sequential statements;

ex: integer myCount;

initial begin

while (myCount <= 255)

begin

```
    $display ("My count: %d", myCount);  
    myCount = myCount + 1;  
end
```

c) For loop: initialization termination control

```
for(expr1; expr2; expr3)  
    sequential statements;  
end;
```

```
integer myCount;  
reg [100:0] data;  
integer i;  
initial
```

```
for(myCount = 0; myCount <= 255; myCount = myCount + 1)  
    $display ("My count: %d", myCount);
```

```
initial  
    for(i=0; i<=100; i=i+1);  
        data[i] = 'b0;
```

f) repeat:

```
repeat (<expression>)  
    sequential statement;
```

ex:

```
initial begin  
    repeat(5)  
        $display ("Hi");  
    end
```

g) forever

```
forever  
    sequential statements;
```

ex: forever # 5 clk = 211s.

Procedural Statements: Examples:

```
module 2x1mux (in1,in0,sel,out);
```

```
    input in1,in0,sel;
```

```
    output out;
```

```
    reg out;
```

```
    always @ (in1 or in0 or s)
```

```
        if (s)
```

```
            out = in1;
```

```
        else
```

```
            out = in0;
```

```
endmodule
```

Synchronous D type negedge triggered ff.

```
module dff_ne (D,clk,Q,Qbar);
```

```
    input D,clk;
```

```
    output reg Q,Qbar;
```

```
    always @ (negedge clk)
```

```
        begin
```

```
            Q = D;
```

```
            Qbar = ~D;
```

```
        end
```

```
    endmodule
```

Procedural assignments:

used to update only reg, real, integer, time.

two types

blocking assignments: " $=$ "

non-blocking assignments: " $<=$ "

swapping two variables: snippet only

always @ (posedge clk)

a = b;

always @ (posedge clk)

b = a;

* This gives rise to RACE. Behaviour depends on simulator.

always @ (posedge clk)

a <= b;

always @ (posedge clk)

b <= a;

* Since non-blocking assignments read first, assign later, variable values are swapped correctly. NO RACE condition here.

Behavioral description of 8x1 multiplexer.

module mux8x1 (in, sel, out);

input [7:0] in;

input [2:0] sel;

output [7:0] out;

always @ (*)

begin

case(sel)

3'b000: out = in[0];

3'b001: out = in[1];

3'b010: out = in[2];

3'b011: out = in[3];

3'b100: out = in[4];

3'b101: out = in[5];

3'b110: out = in[6];


3'b111: out = in[7];

default: out = 1'bX;

endcase

end

endmodule.



Synchronous Up/Down Counter

```
module counter(mode, clr, clk, ld, din, count);
```

```
    input mode, clr, ld, clk;
```

```
    input [7:0] din;
```

```
    output reg [7:0] count;
```

```
    always @ (posedge clk)
```

```
        if (ld)
```

```
            count <= din;
```

```
        else if (clr)
```

```
            count <= 0;
```

```
        else if (mode)
```

```
            count <= count + 1;
```

```
        else
```

```
            count <= count - 1;
```

```
endmodule
```

Parameterized design : an N -bit counter

```
module counter(clear, clock, count);
```

```
    Parameter N = 7;
```

```
    output reg [N:0] countt;
```

```
    always @ (nposedge clock)
```

```
        if (clear) countt = 0;
```

```
        else countt = countt + 1;
```

```
endmodule.
```

Using more than one clk: Complex frequencies & logics:

```
module multipleclk(clk1, clk2, a, b, c, f1, f2);
```

```
    input clk1, clk2, a, b, c;
```

```
    output reg f1, f2;
```

```
    always @ (posedge clk1)
```

```
        f1 <= a & b;
```

```
    always @ (posedge clk2)
```

```
        f2 <= a' & b' & c;
```

```
endmodule
```

Another example with single clk for multiple blocks.

```
module singleclk(clk, a, b, t, f);
```

```
    input clk, a, b;
```

```
    output reg f;
```

```
    reg t;
```

```
    always @ (posedge clk)
```

```
        f <= t & b;
```


```
    always @ (negedge clk)
```

```
        t <= a' & b;
```

```
endmodule
```

* Single clk with multiple edge controlled blocks

Ring counter: Shift register with D-flip flops connected in ring. as below:



8-bit ring counter example:

```
module ring-counter(CLK, init, count);
    input CLK, init;
    output reg [7:0] count;
    always @ (posedge CLK)
        begin
            if (init)
                count = 8'b10000000;
            else
                begin
                    count <= count << 1;
                    count[0] <= count[7];
                end;
        end
endmodule
```

** Using non-blocking assignment for proper rotation

Never mix blocking and non-blocking assignments in the same procedural blocks (always/initial).

Generate Blocks:

Syntax: generate

endgenerate.

Used as a loop to instantiate multiple modules.
Can be used to create parameterized modules. Generate block can contain modules, UDPs, procedural blocks.

Special variable genvar : ignored in simulation/synthesis

ex: Bitwise exclusive OR :

```
module bitwiseexor_gen (f,a,b);
parameter N=16;
input [N-1:0] a,b;
output [N-1:0] f;
genvar p;
generate for(p=0; p<N; p=p+1);
begin xorlp
    xor xg (f[p], a[p], b[p]);
end
endgenerate
endmodule
```

accessing gates child is as follows:

* xorlp[0].xg
* xorlp[1].xg
** <begin block name> [index].gatename.

All the gates are stored as vector inside the blockname.
and can be accessed with indices.

ex2: N-bit Ripple Carry Adder:

```
module NRCA (a,b,c,sum,cout);
parameter N=8;
input [N-1:0] a,b;
output [N-1:0] sum;
wire [N-1:0] carry;
assign carry[0]=c;
assign sum[N-1]=cout=carry[N]
```

```

genvar i;
generate for(i=0; i<N; i++)
begin
    wire t1, t2, t3;
    xor G1(t1, a[i], b[i]);
    xor G2(sum[i], t1, carry[i]);
    and G3(t2, a[i], b[i]);
    and G4(t3, t1, carry[i]);
    OR G5(carry[i+1], t2, t3);
end
endgenerate
end module;

```

User Defined Primitives:

Behavioral way specification

truth table \rightarrow combination circuit

state transition \rightarrow sequential circuit.

Syntax:

truth table

$\langle \text{input1} \rangle \langle \text{input2} \rangle \langle \text{input} \rangle : \langle \text{output} \rangle;$

state table

$\langle \text{input1} \rangle \langle \text{input2} \rangle \langle \text{input3} \rangle : \langle \text{present} \rangle \langle \text{next} \rangle.$

Rules:

\rightarrow No vectors allowed as inputs.

\rightarrow Order should be taken care in same order.

\rightarrow Single scalar output in one UDP.

\rightarrow Can be specified for don't care combinations.

ex: full adder primitive:

```
primitive sum_udp (sum, a,b,c); // primitive declaration
    input a,b,c; // input order & scalar
    output sum; // output
    table // table for combinational logic
        // a   b   c   sum // Comment line
        0   0   0   : 0
        0   0   1   : 1
        0   1   0   : 1
        0   1   1   : 0
        1   0   0   : 1
        1   0   1   : 0
        1   1   0   : 0
        1   1   1   : 1
    endtable // ending table
endprimitive // ending primitive
```

Including primitives is same as module instantiation.

```
module fa_udp (sum, cout,a,b,c);
    input a,b,c;
    output sum, cout;
```

sum_udp SUM (sum, a,b,c);
cout-udp CARRY (cout, a,b,c);

endmodule:

Module description with dont_care:

primitive and4_udp (f, a, b, c, d);

 input a, b, c, d;

 output f;

 table

a	b	c	d	f
0	?	?	?	: 0;
?	0	?	?	: 0;
?	?	0	?	: 0;
?	?	?	0	: 0;
1	1	1	1	: 1;

 endtable

endprimitive

module fourand_udp (f, a, b, c, d);

 input a, b, c;

 output f;

 and4_udp (f, a, b, c, d);

endmodule

Primitives are easy to implement in ~~sequential~~ combinational circuits.

primitive mux_4x1 (f, s1, s0, a, b, c, d);

 input s1, s0, a, b, c, d;

 output f;

 table

s1	s0	a	b	c	d	f
0	0	0	?	?	?	: 0;
0	0	1	?	?	?	: 1;

0	1	?	0	?	?	:	0	;
0	1	?	1	?	?	:	1	;
1	0	?	?	0	?	:	0	;
1	0	?	?	1	?	:	1	;
1	1	?	?	?	0	:	0	;
1	1	?	?	?	?	1	:	1

endtable

endprimitive

Modeling sequential circuits using primitives.

Level sensitive D-latch:

primitive D_latch (q, d, clk, clr);

input d,clk,clr;

output reg q;

initial

q=0;

table

// d clk clr q q-new

?

?

1 :

?

:

0

0 1 0 :

?

:

0

1 1 0 :

?

:

1

?

0

0 :

?

:

-

endtable

endprimitive

// - → retains state