

A simple sequential
Circuit model

A T-ff model:

primitive Tff (q, clk, clr);

input clk, clr;

output reg q;
table

1/ clk	clr	q	qnew
?	1	:	0;
?	(10)	:	-;
(10)	0	:	0;
(10)	0	:	1;
(0?)	0	:	-;

end table

end primitive

A ripple counter defined above can be used to design ripple counter by cascading

ex:

primitive rippleCounter6 (count, clk, clr);

- input. clk, clr;

- output [5:0] count;

TFF F0 (count[0], clk, clr);

TFF F1 (count[1], count[0], clk, clr);

TFF F2 (count[2], count[1], clk);

TFF F3(count[3], count[2], clr);

TFF F4(count[4], count[3], clr);

TFF F5(count[5], count[4], clr);

endprimitive

This can also be a module with primitive instantiation.

ex: Negative-edge sensitive JK flip flop.

primitive JKFF(q, j, k, clk, clr);

input j, k, clk, clr;

output reg q;

table

j	k	clk	clr	q	qnew	
?	?	?	1	?	0;	//clear
?	?	?	(10)	?	-;	//no change
?	0	(10)	0	?	-;	//no change
0	1	(10)	0	?	0;	//reset condition
1	0	(10)	0	?	1;	//set condition
1	1	(10)	0	0	1;	//toggle condition
1	1	(10)	0	1	0;	//toggle condition
?	?	(01)	0	?	-;	//no change

endtable

endprimitive

ex: positive edge sensitive SR flip flop.

primitive SRFF(q, s, r, clk, clr);

input s, r, clk, clr;

output reg q;

table

// s r clk clr q qnew

?	?	?	1	!	?	0;
?	?	?	(10)	:	?	-;
0	0	(01)	0	:	?	-;
0	1	(01)	0	:	?	0;
1	0	(01)	0	:	?	1;
1	1	(01)	0	:	?	X;
?	?	(10)	0	:	?	-;

endtable
endprimitive

Rules for primitives:

- ? - Not to be specified in outputs
- No change should be only in output
- (01) - Shortcut to rising edge (0)
- (10) - Shortcut to falling edge (1)
- (*) - Indicates any value change in signal.


Verilog Test Bench:

Procedural blocks which runs only once.

Used only for simulation

Generate clk, reset, other functional inputs to DUT
Print values using monitor
Dump Values in file.

Both always & initial blocks are used but
always is used only for repetitive signals
like clk generation.



Simple example

module example (A,B,C,D,E,F,Y);

input A,B,C,D,E,F;

output Y;

wire t1, t2, t3, Y;

nand #1 G1(t1,A,B);

and #2 G2(t2,C,~B,D);

nor #1 G3(t3,E,F);

nand #1 G4(Y,t1,t2,t3);

endmodule

module testbench;

reg A,B,C,D,E,F; wire Y;

example DUT(A,B,C,D,E,F,Y);

initial

begin

\$monitor(@time,"A=%b,B=%b,C=%b,D=%b,E=%b,F=%b,Y=%b");

#5 A=1; B=0; C=0; D=1; E=0; F=0;

#5 A=0; B=0; C=1; D=1; E=0; F=0;

#5 C=0; A=1;

#5 F=1;

#5 \$finish;

end endmodule

For synchronous sequential logic
we need clk generation logic
different ways to specify clk.

Test bench can include various simulation directives
\$display, \$monitor, \$dumpfile, \$dumpvars \$finish etc

Simulator directives:

\$display ("format", expr1, expr2, ...);
en: \$display ("v.b", a);

\$monitor ("format", expr1, expr2, ...);
en: \$monitor (\$time, "v.b", "v.d", a, b);
monitor is event driven display statement; here expr can
be only variables in monitor but can be any expression in
display.

\$finish is to end simulation

\$dumpfile (<file-name>);

Specify file in arguments to dump variable values.
has extension vcd (value change dump) and
contains all changes in the file.

\$dumpoff;

will turn off dumping into file

\$dumpon;

start dumping values again.

\$dumpvars (level, list of variables or modules);

en: \$dumpvars(0, module1, module2);

all values from module1
will be dumped

module2 variables
will be dumped

en: \$dumpvars(1, a,b,c,d);

with level=1 we specify variables to dump;

\$dumpall;

Dump all variable values into the file irrespective of changes in their values.

\$dumplimit (file size);

specify max size of dumpfile size;

en: 2-bit equality check.

*timescale ins/100ps.

module comparator (x, y, z);

input [1:0] x, y;

output z;

assign z = ($x[0] \& y[0] \& \bar{x}[1] \& \bar{y}[1]$) |
 $(\bar{x}[0] \& \bar{y}[0] \& x[1] \& y[1])$ |
 $(\bar{x}[0] \& \bar{y}[0] \& \bar{x}[1] \& \bar{y}[1])$ |
 $(x[0] \& y[0] \& \bar{x}[1] \& \bar{y}[1])$;

endmodule.

Above module computes if two bit variables are equal.

testbench:

```
timescale 1ns/100ps;
module testbench;
    reg [1:0] x, y;
    wire z;
    comparator c2 (.x(x), .y(y), .z(z));
    initial begin
        $dumpfile("comp.vcd");
        $dumpvars("0", testbench);
        x=2'b01; y=2'b00;
        #10 x=2'b10; y=2'b10;
        #10 x=2'b01; y=2'b11;
    end
    initial
        begin
            fmonitor("t=%d, x=%2b, y=%2b, z=%b",
                    #time, x, y, z);
        end
    endmodule
```

examples of testbenches for various modules.

```
module fa(s,co,a,b,c);
    input a,b,c;
    output s,co;
    assign s= a'&b'&c';
    assign co= (a&b) | (c&b) | (c&a);
endmodule
```

```

module testbench;
reg a,b,c;
wire sum, cout;
fulladder fa (.sum(s), .cout(c), .a(a), .b(b), .c(c));
initial
begin
$monitor (@time, "a=%b, b=%b, c=%b,
           sum=%b, cout=%b", a,b,c,sum,cout);
#5 a=0; b=0; c=1;
#5 b=1;
#5 a=1;
#5 a=0; b=0; c=0;
#5 $finish;
end
endmodule

```

new version with vcd files.

```

module testbench;
reg a,b,c; wire sum, cout;
integer i;
fulladder fa (sum, cout, a, b, c);
initial begin
$dumpfile ("fulladder.vcd");
$dempvars(0, testbench);
for (i=0; i < 8; i=i+1);
begin
{a,b,c} = i; #5;
$display ("@%d, a=%b, b=%b, c=%b, sum=%b, cout=%b",
          @time, a,b,c,sum,cout); end
#5 $finish;
end

```

Self-checking test benches:

```
module fulladder test;  
    reg a,b,C;  
    wire sum, carry;  
    integer correct;  
    fulladder fa (a,b,C,sum,carry);  
    initial  
        begin  
            correct = 1;  
            #5 a=1; b=1; C=0; #5;  
            if ((sum != 0) || (carry != 1))  
                correct = 0;  
            #5 a=1; b=1; C=1; #5;  
            if ((sum != 1) || (carry != 1))  
                correct = 0;  
            #5 a=0; b=1; C=0; #5;  
            if ((sum != 1) || (carry != 0))  
                correct = 0;  
            #5 $display ("%.d", correct);  
        end  
    endmodule
```

\$random is used to randomly assign any value to testbench variables

used inside procedural blocks only
<seed> will be useful to generate some stimuli to debug


Modelling Finite state machines.

FSM \rightarrow State table or Algorithmic State Machine chart (ASM)

ex:

Detect 3 or more consecutive One's.

Notation: input/output



Reset	PS	input	NS	output
1	-	-	A	0
0	A	0	A	0
0	A	1	B	0
0	B	0	A	0
0	B	1	C	0
0	C	0	A	0
0	C	1	D	1
0	D	0	A	0
0	D	1	D	1

Mealy Machine: Output depends on inputs & present state


Moore Machine: Output depends on present state only.

ex: 3-state lamps RED, GREEN, YELLOW.

Assume $s_0 \rightarrow$ red

$s_1 \rightarrow$ green

$s_2 \rightarrow$ yellow.



Three states so 2-bit vector for state representation.

module cyclic_lamp (clk, light);

input clk;

output reg [2:0] light;

parameter s0=0, s1=1, s2=2;

parameter red=3'b100, green=3'b010, yellow=3'b001;

reg [1:0] state;

always @ (posedge clk)

case (state)

s0: begin

light <= green; state <= s1;

end

s1: begin

light <= yellow; state <= s2;

end

s2: begin

light <= red; state <= s0;

end

default: begin

light <= red; state <= s0;

end

endcase

endmodule

```

module test_cyclic_lamp;
    reg clk;
    wire [2:0] light;
    cyclic_lamp U1(.clk(clk), .light(light));
    always #5 ~clk = clk;
    initial
        begin
            clk = 1'b0
            #100 $finish;
        end
    initial begin
        $dumpfile(0, "test_cyclic_lamp");
        $dumpfile ("cyclic_lights.vcd");
        $dumprvrs (0, test_cyclic_lamp);
        $monitor (#time, "clk=%b, RGY=%b", clk, light);
    end
endmodule.

```

Modified and compact design


```

module cyclic_lamp (clk, light);
    input clk; output [2:0] light;
    parameter S0=0, S1=1, S2=2;
    parameter red=3'b100, green=3'b010, yellow=3'b001;
    reg [1:0] state;
    always @ (posedge clk)
        case (state)
            S0: state <= S1;
            S1: state <= S2;
            S2: state <= S0;
            default: state <= S0;
endmodule

```

```
end case
always @ (state)
    Case (state) SO: light = red;
    S1: light = green;
    S2: light = yellow;
    default: light = red;
end case
endmodule
```

Serial address:



State transition diagrams are important to
model any sequential circuit!




Data path and Controller Design:


Data path: functional blocks containing, registers, counters, address bus, multiplexers where all computations are carried out.

Control path: implements FSM and provides controller signals to the datapath in proper sequence. It takes inputs from datapath.

On: multiplication by repeated addition.

flow chart





Verilog code:

```

module multipathdatapath (eqz, ldA, ldB, ldP, clrP, def,
                           data_in, clk);
  input ldA, ldB, ldP, clrP, decB, clk;
  input [15:0] data_in;
  output eqz;
  wire [15:0] x, y, z, Bout, Bus;
  PIP01 A (x, Bus, ldA, clk);
  PIP02 P (y, z, ldP, clrP, clk);
  CNTR B (Bout, Bus, ldB, decB, clk);
  ADD AD (z, x, y);
  EQZ C MP (eqz, Bout);
endmodule
  
```

// individual module behavioral description:

```

module PIP01 (dout, din, ld, clk);
  input [15:0] din;
  input ld, clk;
  output reg [15:0] dout;
  always @ (posedge clk)
    if (ld)
      dout <= din;
endmodule
  
```

```

module PIP02 (dout, din, ld, clr, clk);
  input [15:0] din;
  input clk, clr, ld;
  
```

```

output [15:0] dout;
always @ (posedge clk)
if (clr)
    dout <= 16'b0;
else if (ld)
    dout <= din;
endmodule

```

```

module CNTR(dout, din, clk, ld, dec);
    input [15:0] din;
    input clk, ld, dec;
    output [15:0] dout;
    always @ (posedge clk)
        if (ld)
            dout <= din;
        else if (dec)
            dout <= dout - 1;
end module

```

```

module ADD (z, x, y);
    input [15:0] x, y;
    output reg [15:0] z;
    always @ (*)
        z = x + y;
endmodule

```

```

module EQZ (dft, data);
    input [15:0] data;
    output out;
    assign out = (data == 0);
endmodule

```

// Next step is to code FSM for controller.

module controller (ldA, ldB, ldp, clrP, decB, done, clk, eqz, start);

input clk, eqz, start;

output reg ldA, ldB, ldp, clrP, decB, done;

reg [2:0] state;

parameter S0 = 3'b000, S1 = 3'b001, S2 = 3'b010,
S3 = 3'b011, S4 = 3'b100;

always @ (posedge clk)

begin

case (state)

S0: if (start)

state <= S1;

S1: state <= S2;

S2: state <= S3;

S3: #2 if (eqz)

state <= S4;

S4: state <= S4;

default: state <= S0;

endcase

end

~~endmodule~~

always @ (state)

begin

case (state)

S0: begin #1 ldA=0; ldB=0; ldp=0;
clrP=0; decB=0; end;

S1: begin #1 ldA=1; end.

S2: begin #1 ldA=0; ldB=1; clrP=1; end

S3: begin #1 ldB=0; ldp=1; clrP=0;
decB=1; end

```

S4: begin #1 done=1; ldB=0; ldp=0; decB=0; end
default: begin #1 lda=0; ldB=0; ldp=0; clrP=0;
          decB=0; end.
endcase
end
endmodule.

//test bench:
module multest;
reg [15:0] data_in;
reg clk, start;
wire done;
multipathdata path DP(qz, lda, lDB, ldp, clrP, decB, data_in, clk);
Controller CON(lda, lDB, ldp, clrP, decB, done, clk, qz, start);
initial
begin
  clk = 1'b0;
  #3 start = 1'b1;
  #1500 $finish;
end
$dumpvars(0, multest);
$monitor($time, "%d %b",
DP.y, done);
end
endmodule

```

```

always #5 clk=~clk;
initial begin
  #17 data_in=17;
  #10 data_in=15;
end
initial
begin
  $dumpfile("Multiple.vcd");

```

Example 2: GCD Computation with repeated subtraction.
 GCD is largest integer which divides both given numbers.

ex: 26, 65 : Answer is 13.


$$A=26 \quad B=65$$

$$B=39$$


$$B=13$$

$$A=13$$


$$\therefore A=B=13 \Rightarrow \text{GCD} = 13.$$




Data Path:




data path



Control path



State diagram: datapath



```
module gcd_datapath(gt, lt, eq, ldt, ldb, sel1, sel2, sel_in,  
                     data_in, clk);
```

```
    input ldt, ldb, sel1, sel2, sel_in, clk;
```

```
    input [15:0] data_in;
```

```
    output gt, lt, eq;
```

```
    wire [15:0] Aout, Bout, X, Y, Bus, SubOut;
```

```
    PIP0 A(Aout, Bus, ldt, clk);
```

```
    PIP0 B(Bout, Bus, ldb, clk);
```

```
    MUX mux_in1(X, Aout, Bout, sel1);
```

```
    MUX mux_in2(Y, Bout, Bout, sel2);
```

```
    MUX mux_load(Bus, SubOut, data_in, sel_in);
```

```
    SUB sb(SubOut, X, Y);
```

```
    COMPARE Comp(gt, lt, eq, Aout, Bout);
```

```
end module.
```

```
module PIP0 (data_out, data_in, load, clk);
```

```
    input [15:0] data_in;
```

```
    input load, clk;
```

```
    output [15:0] data_out;
```

```
    always @ (posedge clk)
```

```
        if (load)
```

```
            data_out <= data_in;
```

```
end module
```

```
module COMPARE (lt, gt, eq, data1, data2);
```

```
    input [15:0] data1, data2;
```

```
    output reg [2:0] lt, gt, eq;
```

```
assign lt = data1 < data2;  
assign gt = data1 > data2;  
assign eq = data1 == data2;  
endmodule
```

```
module MUX(Out, in0, in1, sel);  
    input [15:0] in0, in1;  
    input sel;  
    output [15:0] out;  
    assign out = sel ? in1 : in2;  
endmodule
```

```
module SOB(out, in1, in2);  
    input [15:0] in1, in2;  
    output reg [15:0] out;  
    always @ (*)  
        out = in1 - in2;  
endmodule
```

Control path:

```
module controller(lmA, ldB, sel1, sel2, selIn, done, clk,  
                  gt, lt, eq, start);  
    input clk, gt, lt, eq, start;  
    output reg lmA, ldB, sel1, sel2, selIn, done;  
    reg [2:0] state;  
    parameter S0=3'b000, S1=3'b001, S2=3'b010, S3=3'b011,  
             S4=3'b100, S5=3'b101;  
    always @ (posedge clk)  
        begin
```

Case (State)

S0: if (start)

 state <= S1;

S1: state <= S2;

S2: #2 if (eq) state <= S5;

 else if (lt) state <= S3;

 else if (gt) state <= S4;

S3: #2 if (eq) state <= S5;

 elseif (lt) state <= S3;

 elseif (gt) state <= S4;

S4: #2 if (eq) state <= S5;

 elseif (lt) state <= S3;

 elseif (gt) state <= S4;

S5: state <= S5;

default: state <= S0;

endcase

end.

always @ (state)

begin

 Case (state)

S0: begin

 sel_in = 1; selA = 1;

 ld_B = 0; done = 0;

 end

S1: begin

 sel_in = 1; selA = 0;

 ld_B = 1; done = 0;

 end.

S2: if (eq) done = 1;
else if (lt) begin
 sel1 = 1; sel2 = 0; sel_in = 0;
 #1 ldA = 0; ldB = 1;
end.
else if (gt) begin
 sel1 = 0; sel2 = 1; sel_in = 0;
 #1 ldA = 1; ldB = 0;
end

S3: if (eq) done = 1;
else if (lt) begin
 sel1 = 1; sel2 = 0; sel_in = 0;
 #1 ldA = 0; ldB = 1;
end
else if (gt) begin
 sel1 = 0; sel2 = 1; sel_in = 0;
 #1 ldA = 1; ldB = 0;
end

S4: if (eq) done = 1;
else if (lt) begin
 sel1 = 1; sel2 = 0; sel_in = 0;
 #1 ldA = 0; ldB = 1;
end.
else if (gt) begin
 sel1 = 0; sel2 = 1; sel_in = 0;
 #1 ldA = 1; ldB = 0;
end

S5: begin
done = 1; sel1 = 0; sel2 = 0; sel_in = 0; ldB = 0

```
        end  
    default: begin  
        ldA=0; ldB=0;  
    end.  
endcase  
end
```

endmodule

// testbench for gcd calculator

module gcdtest;

reg CLK, start;

reg [15:0] data_in;

wire done;

reg [15:0] A, B;

GCD-data path gcddata(gt, lt, eq, ldA, ldB, sel1, sel2,
selin, datain, CLK);

Controller Controlpath (ldA, ldB, sel1, sel2, selin, done,
CLK, lt, gt, eq, start, done);

initial begin

CLK=1'b0;

#3 start=1'b1;

#1000' \$finish;

end

\$dumpfile("gcd.vcd");

\$dumpvars(0, gcdtest);

end

endmodule

always #5 CLK=~CLK;

initial begin

#12 data_in=143;

#10 data_in=78;

end

initial begin

\$monitor(\$time, "%d : %b", gcddata.Aout, done);