#### Lect 15

#### **Programmable Logic**

**CS221: Digital Design** 

Dr. A. Sahu

Dept of Comp. Sc. & Engg.

Indian Institute of Technology Guwahati


# <u>Outline</u>

- Programmable Logic
- PAL, PLA,
- Memory
  - -ROM, PROM, EPROM, EEPROM
  - -SRAM: Memory Cell
- CPLD, CLB, FPGA
- FPGA/ASIC Design Flow
- HDL Programming : Verilog HDL

# Programmable Logic Devices

# Programmable Via Control: Adder/Substractor


- C= B-A=B+(-A)=B+ (A $^b$ +1), A $^b$  is complement of A
- D is control bit: D=0/1 operation is add/sub



#### Programmable Via Select: ALU

Arithmetic and Logic Unit


Add/Sub/OR/AND/Shift



# Programmable Logic Devices

#### **Programmable Logic Organization**

- Pre-fabricated building block of many AND/OR gates (or NOR, NAND)
- "Personalized" by making or breaking connections among the gates



Programmable Array Block Diagram for Sum of Products Form

# Basic Programmable Logic Organizations

 Depending on which of the AND/OR logic arrays is programmable, we have three basic organizations

ORGANIZATION	AND ARRAY	OR ARRAY
PAL	PROG.	FIXED
PROM	FIXED	PROG.
PLA	PROG.	PROG.

#### **Key to Success: Shared Product Terms**

#### **Example:** Equations

#### **Personality Matrix**

<b>Product</b>	Inp	uts	Outputs				
term	AB	C	F <sub>0</sub>	$F_1$	$F_2$	F <sub>3</sub>	
AB	1 1		0	1	1	<u> 0                                   </u>	
B' C	- 0	1	0	0	0	1 \Reuse	7
A C'	1 -	0	0	1	0	0 / ot	
B' C'	- 0	0 (	1	0	1	o // terms	5
Α	1 -	-	1	0	0	1	

#### Input Side:

1 = asserted in term


0 = negated in term

- = does not participate Output Side:


1 = term connected to output

0 = no connection to output

**Example Continued - Unprogrammed device** 




**Example Continued - Programmed part** 



**Alternative representation** 

**Un-programmed device** 




Short-hand notation so we don't have to draw all the wires!

X at junction indicates a connection

#### **Notation for implementing**

#### **Programmed device**



Multiple functions of A, B, C: List of all product terms

#### **Design Example**

F1 = ABC


F2 = A + B + C

F3 = (A B C)'


F4 = (A + B + C)'

 $F5 = A \oplus B \oplus C$ 


 $F6 = (A \oplus B \oplus C)'$ 



Another Example: Magnitude Comparator




#### PLA Logic Imp: Magnitude Comparator



#### PALs and PLAs

What is difference between Programmable Array Logic (PAL) and Programmable Logic Array (PLA)?

PAL concept — implemented by Monolithic Memories AND array is programmable, OR array is fixed at fabrication



A given column of the OR array has access to only a subset of the possible product terms

PLA concept — Both AND and OR arrays are programmable

#### PALs and PLAs


- Of the two organizations the PLA is the most flexible
  - One PLA can implement a huge range of logic functions
  - BUT many pins; large package, higher cost
- PALs are more restricted / you trade number of OR terms vs number of outputs
  - Many device variations needed
  - Each device is cheaper than a PLA

# **Read-Only Memory**

**ROM** 


#### **ROM**

- Decoder : Produces minterms
- Ors: Produce SOP's




#### **ROM**

- A decoder
- A set of programmable OR's



# ROM vs. PLA/PAL



#### **General Logic Implementation**

 Given a 2<sup>k</sup>xn ROM, we can implement ANY combinational circuit with at most k inputs and at most n outputs.

#### Why?

- -k-to-2<sup>k</sup> decoder will generate all 2<sup>k</sup> possible minterms
- -Each of the OR gates must implement a  $\sum$ m()
- Each  $\sum$ m() can be programmed

# **Example**

 Find a ROM-based circuit implementation for:

```
-f(a,b,c) = a'b' + abc
```

$$-g(a,b,c) = a'b'c' + ab + bc$$

$$-h(a,b,c) = a'b' + c$$


#### • Solution:

- -Express f(), g(), and h() in  $\sum$ m() format (use truth tables)
- -Program the ROM based on the 3  $\sum$ m()'s

# Example

 There are 3 inputs and 3 outputs, thus we need a 8x3 ROM block.

$$f = \sum m(0, 1, 7), g = \sum m(0, 3, 6, 7), h = \sum m(0, 1, 3, 5, 7)$$



# ROM as a Memory

- Read Only Memories (ROM) or Programmable Read Only Memories (PROM) have:
  - N input lines,
  - M output lines, and
  - $-2^{N}$  decoded minterms.
- Can be viewed as a memory with the inputs as addresses of data (output values),
  - hence ROM or PROM names!


#### **Memories**

- Volatile: Random Access Memory (RAM)
  - -SRAM "static"
  - DRAM "dynamic"
- Non-Volatile: Read Only Memory (ROM):
  - -Mask ROM "mask programmable"
  - -EPROM "electrically programmable"
  - EEPROM "electrically erasable electrically programmable"
  - FLASH memory similar to EEPROM with programmer integrated on chip

#### **ROM** as Memory

•Read Example: For input  $(A_2,A_1,A_0) = 011$ , output is  $(F_0,F_1,F_2,F_3) = 0010$ .

•What are functions  $F_3$ ,  $F_2$ ,  $F_1$  and  $F_0$  in terms of  $(A_2, A_1, A_0)$ ?




 $A[2:0] = A_2A_1A_0 F[3:0] = F_3F_2F_1F_0$ 

#### **Design by ROM: Example**


• BCD to 7 Segment Display Controller

ABCD	a	b	С	d	е	f	g	
0000	1	1	1	1	1	1	0	
0001	0	1	1	0	0	0	0	
0010	1	1	0	1	1	0	1	а
0011	1	1	1	1	0	0	1	a
0100	0	1	1	0	0	1	1	
0101	1	0	1	1	0	1	1	t T
0110	1	0	1	1	1	1	1	f b
0111	1	1	1	0	0	0	0	
1000	1	1	1	1	1	1	1	
1001	1	1	1	0	0	1	1	e C
1010	X	X	X	X	X	X	X	
1011	X	X	X	X	X	X	X	
1100	X	X	X	X	X	X	X	<b>d</b>
1101	X	X	X	X	X	X	X	\
1110	X	X	X	X	X	X	X	g
29 0111	X	X	X	X	X	X	X	8


# **Memory Unit**



## **Memory Unit**



# **Memory Cell**



Output

S	RW'	D	O/p
0	X	X	0
1	1	X	D
1	0	In	0

#### Memory

