

**Lect 13****Adder****CS221: Digital Design**

Ref Chapter 10 of the Book: *Introduction to Digital System*,  
Ercegovac M, Lang T and Moreno J H, Wiley India, 2013

Dr. A. Sahu

Dept of Comp. Sc. & Engg.

Indian Institute of Technology Guwahati

1


**Outline**

- Combinational Block
- Adder, Subtractor, BCD Adder
- Efficient : Adder Design
  - RCA, CS<sub>k</sub>A, CS<sub>l</sub>A, CLA
- Binary Multiplier
  - Array, Sequential, Booth
- Floating Point

2


**Adding Two One-bit Operands**

- One-bit Half Adder:



A	B	Sum	Cout
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


- One-bit Full Adder:




C <sub>in</sub>	A	B	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

**N-Bit Ripple-Carry Adder: Series of FA Cells**


- To add two n-bit numbers




- Adder delay =  $T_c * n$
- $T_c = (C_{in} \text{ to } C_{out} \text{ delay}) \text{ of a FA}$
- Adder Area:  $N * A_{FA}$



4


**4 bit Binary Adder**

5

**4 bit Binary Adder: Serial**

### Adder/Subtractor


- $C = A - B = A + (-B) = A + (B^b + 1)$ ,  $B^b$  is complement of B
- D is control bit: D=0/1 operation is add/sub




### Decimal Adder

- Decimal numbers are represented with BCD code.
- When two BCD digits A and B are added
  - if  $A+B < 10$  result is a valid BCD digit
  - if  $A+B > 9$  result will not be valid BCD digit. It must be corrected by adding 6 to the result
- If  $A+B > 9$  add 6 to solve this issue


### Decimal Adder




### Binary Multiplier: 2 Bits




### Binary Multiplier: 2 Bits




### Binary Multiplier: 4 Bits



### Area & Delay (Critical Path): Multiplier



### Area & Delay (Critical Path): Multiplier



## Efficient Adder Design

15


### Adder Universal Use

- Adder :  $A = B + C$
- Subtractor:  $A = B + (-C)$ , 2's complement
- Compare :  $C = A > B ? 1 : 0$ ,  $(A - B > 0) ? 1 : 0$   
 – Special case of compare with 0
- Multiply
- Divide
- Mod
- Floating point: Add/sub/mul...

16

### Adding Two One-bit Operands

- One-bit Full adder



$$\text{Sum} = A \oplus B \oplus \text{Cin}$$

$$\text{Cout} = A.B + B.\text{Cin} + A.\text{Cin}$$

Cin	A	B	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

17

### Addition of Two N-Bit numbers

$$x + y + c_{in} = 2^n c_{out} + s$$

The solution:

$$s = (x + y + c_{in}) \bmod 2^n$$

$$c_{out} = 1 \text{ if } (x + y + c_{in}) \geq 2^n \text{ else } 0$$

18

**Example**

•  $011110 + 101101 = 1(x2^6) + 001011$

- $X=30, Y=45$
- $30 + 45 = 75 = 2^6 \times 1 + 11$
- Solution
  - $S = (30+45+0) \% 2^6 = 11$
  - $C_{out} = 1$  if  $(30+45+0) \geq 2^6$  else  $0 = 1$


**Primitive module FA**

$$x_i + y_i + c_i = 2 c_{i+1} + s_i$$

with solution

•  $s_i = (x_i + y_i + c_i) \bmod 2$


•  $c_{i+1} = \text{floor} [(x_i + y_i + c_i)/2]$




20

**N-Bit Ripple-Carry Adder: Series of FA Cells**

- To add two n-bit numbers




- Adder delay =  $T_c \times n$
- $T_c = (C_{in} \text{ to } C_{out} \text{ delay}) \text{ of a FA}$



21

**Adder Schemes**

- Step1: Obtain carries
  - (Carry at i depends on  $j < i$ ), Non-trivial to do fast
- Step2: Compute sum bits (local function)



22

**Mathematically:  $C_i$  &  $S_i$** 

•  $C_i = \text{FuncC}(x_{i-1}, \dots, x_0, y_{i-1}, \dots, y_0, c_{in})$

•  $S_i = \text{FuncS}(x_i, y_i, c_i)$   
 $= (x_i + y_i + c_i) \bmod 2$

23

**Ripple Carry Adder Analysis**

i	9	8	7	6	5	4	3	2	1	0	
$x_i$	1	0	1	0	1	1	1	1	0	0	$C_{in}=0$
$y_i$	0	0	0	1	0	1	0	0	1	0	
P	K	P	P	P	P	G	P	P	P	K	
$C_{i+1}$	0	0	1	1	1	1	0	0	0	0	
Case	$x_i$	$y_i$	$x_i+y_i$	$C_{i+1}$	Comment						
Kill ( $K_i=1$ )	0	0	0	0	Kill/Stop $C_{in}/C_{out}=0$						
Propagate	0	1	1	$C_i$	Propagate $C_{in}$ $C_{out}=C_{in}$						
$P_i=1$	1	0	1	$C_i$							
Generate	1	1	2	1	$(G_i=1)$ , Generate $C_{out}$ , $C_{out}=1$						

24

### Propagate, Generate & Kill

- Case 1 (Kill):  $k_i = x_i' y_i' = (x_i + y_i)'$
- Case 2 (Propagate):  $p_i = x_i \text{ XOR } y_i$
- Case 3 (Generate):  $g_i = x_i + y_i$

Then

$$C_{i+1} = g_i + p_i C_i = x_i y_i + (x_i \text{ XOR } y_i) C_i$$

Alternative (simpler) expression:

$$C_{i+1} = g_i + a_i C_i$$

Since  $a_i = k_i'$ , we call it "alive"

25

### Reducing Adder Delay

- Ripple Carry Adder:  $N(t_c) + \max(t_c, t_s)$
- Reducing Carry Delay  $t_c$ : Manchester Switch
- Changing linear factor to smaller
  - $N/k$  or  $\log N$
  - Carry Look Ahead, Carry Skip, Carry Select, Conditional Sum Adder
- Including a competition signal: addition always may not be the worst case.
- Changing number representation: Carry Saved Adder

26


### Switched Carry Ripple (Manchester) Adder

- Idea: Fast circuit to propagating carry chain

$x_i + y_i$	$G_i$	$P_i$	$K_i$	$C_{i+1}$
0	0	0	1	0
1	0	1	0	$C_i$
2	1	0	0	1

27


### Chain Control Switch Module



28

### Manchester Adder (MRCA)

- Delay:  $t_{sw} + (n-1) \cdot t_p$
- Here  $t_p < t_c$ , so total delay is less



29

### Carry Skip Adder


- Smaller modification to Ripple Carry Adder
- Reduce worst case delay by reducing the number of FA cell through carry has to Propagate
- Divide  $n$  bits in to  $(n/m)$  groups of  $m$  bits
- If sum of group is  $2^m - 1$  then carry is propagated
- Carry is propagated when it propagated by all the bits of the groups

$$P_j = p_{j0} p_{j1} p_{j2} \dots p_{jm-1}$$

$$C_{in,j+1} = C_{out,j} \cdot P'_j + C_{in,j} + P_j$$


30

### Carry Skip Example




### CSK Module

- If  $P_j=1$ : simply skip the group  $j$ ,  $C_{in,j+1}=C_{in,j}$




### Carry Skip Path



### Carry Select Adder

For All Groups:  
For Both Carry = 0 and  
carry = 1 Sum & Carry is  
already calculated

Simply select Carry &  
Sum based on carry  
input



### Delay Analysis of Adder


- Ripple Carry Adder (RCA) =  $N * T_c$
- Machester RCA =  $N * T_m$
- Carry Skip Adder = Depend on Data
  - Let probability of skip is  $p$
  - If skip delay for Group is  $T_s$
  - Else Delay of Group  $m * T_c$
  - Total Delay =  $p (N/m) T_s + (p-1) * (N/m) * m * T_c$
- Carry Select Adder = Independent of Data
  - Delay of select =  $T_s$
  - $T = (N/m - 1) T_s + m T_c$

### Delay of Adder $\propto N$ : Linear Delay

- Ripple Carry Adder (RCA) =  $N * T_c = \alpha N$
- Machester RCA =  $N * T_m = \alpha N$
- Carry Skip Adder
  - Total Delay =  $p (N/m) T_s + (p-1) * (N/m) * m * T_c$
  - $T = N * (p/m * T_s + (p-1) T_c) = \alpha N$
- Carry Select Adder = Independent of Data
  - Delay of select =  $T_s$
  - $T = (N/m - 1) T_s + m T_c$
  - $T = N * T_s/m + (m T_c - T_s) = \alpha N + c$


### Delay is linear

- Always carry moves from Right to Left
- Some time Skip/Always Skip It have to select
- Linear Arrangement ==  $O(N)$  delay
- **How to reduced to Logarithmic delay ?**
  - Tree Fashion/ Hierarchical Fashion
  - Design a block which can be used in Tree Fashioned Adder ==  $\Rightarrow$  Solution is CLA Block



### Carry Look Ahead Adder (CLA)

- Basic Idea: Compute Several Carries Simultaneously and use it
- Use as ~~Ripple Carry~~ or **MultiLevel CLA**



### CLG


$$C_i = G_i + P_i \cdot C_{i-1} \text{ where } G_i = A_i \cdot B_i$$

$$= G_i + P_i \cdot G_{i-1} + \dots + P_i \cdot P_{i-1} \dots P_2 \cdot P_1 \cdot C_0$$

$$S_i = C_i \oplus P_i$$


Available for (# of inputs  $\leq 4$ )

### CLG (Carry Lookahead Generator)




### RCA with CLA units

- As Carry are generated with CLG it takes less time
- **Time complexity :  $O(N)$  ==  $\Rightarrow$  useless approach**



### 2 Levels of look ahead



### Group propagate & generate

$$\begin{aligned}
 C_1 &= p_0 c_0 + g_0 \\
 C_2 &= p_1 c_1 + g_1 = p_1 p_0 c_0 + p_1 g_0 + g_1 \\
 C_3 &= p_2 c_2 + g_2 = p_2 p_1 p_0 c_0 + p_2 p_1 g_0 + p_2 g_1 + g_2 \\
 C_4 &= p_3 c_3 + g_3 = \\
 &\quad p_3 p_2 p_1 p_0 c_0 + p_3 p_2 p_1 g_0 + p_3 p_2 g_1 + p_3 g_2 + g_3 \\
 P_0 &= p_3 p_2 p_1 p_0 \\
 G_0 &= p_3 p_2 p_1 g_0 + p_3 p_2 g_1 + p_3 g_2 + g_3 \\
 C_4 &= P_0 c_0 + G_0
 \end{aligned}$$

### Group propagate & generate


$$\begin{aligned}
 P_i &= p_{i+3} p_{i+2} p_{i+1} p_i \\
 G_i &= p_{i+3} p_{i+2} p_{i+1} g_i + p_{i+3} p_{i+2} g_{i+1} + p_{i+3} g_{i+2} + g_{i+3} \\
 C_4 &= P_0 c_0 + G_0 \\
 C_8 &= P_4 P_0 c_0 + P_4 G_0 + G_4 \\
 C_{12} &= P_8 P_4 P_0 c_0 + P_8 P_4 G_0 + P_8 G_4 + G_8 \\
 C_{16} &= P_{12} P_8 P_4 P_0 c_0 + P_{12} P_8 P_4 G_0 + P_{12} P_8 G_4 + P_{12} G_8 + G_{12}
 \end{aligned}$$

### Summery: Two operand Additions

- Speeding up addition
  - Ripple carry adder (carry propagate):  $O(n)$
  - Carry look ahead:  $O(\log n)$
- What about Multi-Operand Adder
  - $A = N_0 + N_1 + N_2 + \dots + N_n$
- Where we require: possibly in multiply or advance computing places

45

### Adding multiple operands



### Carry save addition

