

Lect 17

Hardware Programming (Verilog HDL)

CS221: Digital Design

Dr. A. Sahu

Dept of Comp. Sc. & Engg.

Indian Institute of Technology Guwahati

9/4/2018


Outline

- FPGA/ASIC Design Flow
- HDL Programming : Verilog HDL
- HDL Rules
- HDL Module and Examples
- HDL levels : Data flow, Structural and Behavioral, UDP
- Testing and Simulation

9/4/2018

FPGA - Field Programmable Gate Array


- Programmable logic blocks or CLB
 - (Logic Element "LE")
 - Implement combinatorial and sequential logic. Based on LUT and DFF.



9/4/2018


FPGA - Field Programmable Gate Array

Logic block Interconnection switches




9/4/2018

IC Design Process



9/4/2018

Hardware/Software Design Flow



9/4/2018


Model

- Representation of abstract view of the System
- Varying abstractions
 - functional only
 - timing only
 - functional + timing

9/4/2018

Hardware Specification


- Layout editor
 - directly enter layout
 - Up to $\sim 10^2$ of unique transistors
 - Complex circuits
 - Memory, aided by generators
- Schematic Capture
 - Enter gates and interconnections
 - Up to $\sim 10^4$ transistors
- Hardware Description Languages
 - Enter text description
 - 10^7 transistors



```
module ..
  If (x < y) then
    Y=x and z;
  ....
```

9/4/2018

Hardware Specification



9/4/2018

Modelling: level of detail

- Behavioral Level
 - no clock cycle level commitment
- Register-Transfer Level (RTL)
 - Operations committed to clock cycles
- Gate level
 - structural netlist


```
for (i=0; i < 4; i++)
  S = S + A[i]
```

```
Cycle 1: T1 = A[0] + A[1]
          T2 = A[2] + A[3]
Cycle 2: S = T1 + T2
```


9/4/2018

Synthesis

- HDL \rightarrow Layout
 - HDL \rightarrow Gates
 - Gates \rightarrow Layout








9/4/2018



Synthesis


- Behavioral Synthesis (Process & Sequential)
 - Behavioral HDL \rightarrow RTL HDL
 - No notion of clock to Clocked
- RTL Synthesis
 - RTL HDL \rightarrow Gates
- Layout Synthesis
 - Gates \rightarrow Layout

9/4/2018




Basic Limitation of Verilog

Description of digital systems only



9/4/2018


Abstraction Levels in Verilog




9/4/2018

Main Language Concepts (i)

- Concurrency





- Structure



9/4/2018

Main Language Concepts (ii)

- Procedural Statements
- Time




9/4/2018

Lets Start with an Example of Verilog HDL module

9/4/2018

Module



Everything you write in Verilog must be inside a module
exception: compiler directives

9/4/2018

Module

```

module my_module(out1, ..., inN);

output out1, ..., outM;

input in1, ..., inN;


.. // declarations
.. // description of f (maybe
.. // sequential)

endmodule

```

Everything you write in Verilog must be inside a module
exception: compiler directives

Example: Half Adder (Data Flow Model: using Boolean Equations)



```

module half_adder(S,C,A,B);
output S, C;
input A, B;

wire S, C, A, B;


assign S = A ^ B;
assign C = A & B;

endmodule

```

9/4/2018

Example: Half Adder (Data Flow Model: using Boolean Equations)



```

module half_adder(S,C,A,B);
output S, C;
input A, B;

wire S, C, A, B;

assign S = A ^ B;
assign C = A & B;

endmodule

```

```

assign S = A ^ B;
assign C = A & B;

```




```

assign C = A & B;
assign S = A ^ B;

```

9/4/2018

Example: Half Adder, 2nd Implementation Using Structural/gate primitive inter connection



```

module half_adder(S,C,A,B);
output S, C;
input A, B;

wire S, C, A, B;


xor (S, A, B);
and (C, A, B);

endmodule

```

9/4/2018

Example: Half Adder, 2nd Implementation Using Structural/gate primitive inter connection



```

module half_adder(S,C,A,B);
output S, C;
input A, B;

wire S, C, A, B;

xor (S, A, B);
and (C, A, B);

endmodule

```

```

xor (S, A, B);
and (C, A, B);

```



```

and (C, A, B);
xor (S, A, B);






```

9/4/2018

Verilog HDL Languages

9/4/2018

User Identifiers

- Formed from {[A-Z], [a-z], [0-9], _, \$}
- Can't begin with \$ or [0-9]
 - myidentifier 
 - m_y_identifier 
 - 3my_identifier 
 - \$my_identifier 
 - _myidentifier\$ 
- Case sensitivity : myid \neq Myid

9/4/2018

Comments : same as C++ Style

- // The rest of the line is a comment
- /* Multiple line
comment */
- /* Nesting /* comments */ do NOT
work */

9/4/2018

Verilog Value Set

- 0** represents low logic level or false condition
- 1** represents high logic level or true condition
- x** represents unknown logic level
- z** represents high impedance logic level == > open circuit

9/4/2018

Truth Tables (Updated..)

AND	0	1	x	z
0	0	0	0	0
1	0	1	x	x
x	0	x	x	x
z	0	x	x	x

XOR	0	1	x	z
0	0	1	x	x
1	1	0	x	x
x	x	x	x	x
z	x	x	x	x

OR	0	1	x	z
0	0	1	x	x
1	1	1	1	1
x	x	1	x	x
z	x	1	x	x

NOT	0	1	x	z
OUT	1	0	x	x

Sorry: There were two mistakes in this Slide, now corrected