Lect 19

Verilog HDL

CS221: Digital Design

Dr. A. Sahu

Dept of Comp. Sc. & Engg.

Indian Institute of Technology Guwahati

9/9/2018

Outline

- HDL Programming : Verilog HDL
- HDL Rules
- HDL Module and Examples
- HDL levels : Data flow, Structural and Behavioral, UDP
- Testing and Simulation

9/9/2018

What is Verilog

- Hardware Description Language (HDL)
- Developed in 1984
- Standard: IEEE 1364, Dec 1995


9/9/2018


Application Areas of Verilog System Specification Suitable for all levels Behavioral level Not suitable HW/SW Partition Hardware Softwre Spec ASIC Boards FPGA Software PLD Std Parts


HDL, Area of Application


- Design Entry
- Logic Simulation
- Functional Verification
- Digital Circuit Synthesis
- Timing Verification
- Fault Simulation
- Documntation

09/09/201












Lets Start with an Example of Verilog HDL module





```
Module
module my_module(out1, .., inN);
output out1, .., outM;
input in1, .., inN;
.. // declarations
.. // description of f (maybe
.. // sequential)
endmodule

Everything you write in Verilog must be inside a module exception: compiler directives
```









Verilog HDL Languages

Comments : same as C++ Style

- // The rest of the line is a comment
- /* Multiple line
 comment */
- /* Nesting /* comments */ do NOT work */

9/9/201

Verilog Value Set

- *O* represents low logic level or false condition
- 1 represents high logic level or true condition
- X represents unknown logic level
- Z represents high impedance logic level == > open circuit

9/9/2018


Truth Tables (Updated..) 0 0 0 0 0 1 X X 0 1 X X 1 1 1 1 Χ 0 ¦ x x X X 1 | X X Z **0**¦ x х X 1 X X 0 0 1 x x 1 0 x x OUT 1 0 Χ Sorry: There were two mistakes in хх х х

this Slide, now corrected

Represent

the

same number



Numbers in Verilog (ii)

- You can insert "_" for readability
 - 12'b 000_111_010_100
 - 12'b 000111010100
 - 12'o 07_24
- Bit extension
 - MS bit = 0, x or z \Rightarrow extend this
 - 4'b x1 = 4'b xx_x1
 - MS bit = 1 \Rightarrow zero extension
 - 4'b 1x = 4'b 00_1x

9/9/201


Numbers in Verilog (iii)

- If size is ommitted it
 - is inferred from the *value* or
 - takes the simulation specific number of bits or
 - takes the machine specific number of bits
- If radix is ommitted too .. decimal is assumed
 - 15 = <size>'d 15

9/9/201

Nets (i)

- Can be thought as hardware wires driven by logic
- Equal z when unconnected
- Various types of nets
 - -wire
 - wand (wired-AND)
 - -wor (wired-OR)
 - -tri (tri-state)
- In following examples: Y is evaluated, automatically, every time A or B changes



Registers

- · Variables that store values
- Do not represent real hardware
- But real hardware can be implemented with registers

```
• Only one type: reg
  reg A, C; // declaration
   // assignments are always done inside a
  //procedure
    A = 1;
    C = A; // C gets the logical value 1
    A = 0; // C is still 1
```

Register values are updated explicitly!!

C = 0; // C is now 0

```
Vectors
                     wire [3:0] busA;

    Represent buses

                     req [1:4] busB;
                     reg [1:0] busC;
• Left number is MS bit

    Slice management

                        busC[1] = busA[2];
busC = busA[2:1];
                       busC[0] = busA[1];

    Vector assignment (by position!!)

                     busB[1] = busA[3];
busB = busA;
                     busB[2] = busA[2];
                     busB[3] = busA[1];
                     busB[4] = busA[0];
```

Integer & Real Data Types

Declaration

```
integer i, k;
real r;
```

• Use as registers (inside procedures)

```
i = 1;// Asgnmts occur in procedure
r = 2.9;
k = r; // k is rounded to 3
```

- · Integers are not initialized!!
- Reals are initialized to 0.0

Time Data Type

- · Special data type for simulation time measuring
- time my_time; Declaration
- Use inside procedure

9/9/2018

```
my_time = $time;
// get current sim time
```

• Simulation runs at simulation time, not real

Strings

• Implemented with regs:

```
reg [8*13:1] string_val; // can hold up to 13 chars
string_val = "Hello Verilog";
string_val = "hello"; // MS Bytes are filled with 0
string_val = "I am overflowed"; // "I" is truncated
```

Escaped chars:

```
-\n newline \t tab
-%% % \\ \
-\" "
```

9/9/201

Logical Operators

- && → logical AND
- | → logical OR
- ! → logical NOT
- Operands evaluated to ONE bit value: 0, 1 or x
- Result is ONE bit value: 0, 1 or x

```
A = 6; A && B \rightarrow 1 && 0 \rightarrow 0

B = 0; A || !B \rightarrow 1 || 1 \rightarrow 1

C = x; C || B \rightarrow x || 0 \rightarrow x
```

but C && B =0

Bitwise Operators (i)

- & → bitwise AND
- ∣ → bitwise OR
- ~ → bitwise NOT
- ^ → bitwise XOR
- ~^ or ^~ → bitwise XNOR
- Operation on bit by bit basis
- Two operand needed

0/0/201


Reduction Operators

- & → AND
- \rightarrow OR
- $^{\wedge}$ \rightarrow XOR
- ~& → NAND
- ~ | → NOR
- ~^ or ^~ → XNOR
- One multi-bit operand → One single-bit result

$$a = 4'b1001;$$

 $c = |a; // c = 1|0|0|1 = 1$

Example: using primitive gates



 module
 Simple_Circuit (A,B,C,D,E);

 output
 D,E;

 input
 A,B,C;

 wire
 w1;

 and
 G1 (w1,A,B);

 not
 G2 (E,C);

 or
 G3 (D,w1,E);

 Endmodule

Delays

- Propagation delay
 - Specified in terms of time units
 - Specified by the symbol #

and #(10) G1 (w1, A,B)

- Association of time unit and time scale is made with the compiler directive 'timescale
 - Specified before the declaration of a module
 - 'timescale 1 ns/100ps indicates unit of measurement for time delay

09/09/201

