Entity:testbench Architecture:testbench_arch Date: Sun Mar 05 3:50:33 PM Eastern Standard Time 2017 Row: 1 Page: 1

Entity:testbench Architecture:testbench_arch Date: Sun Mar 05 3:50:33 PM Eastern Standard Time 2017   Row: 1 Page: 2

/testbench/rout8_tb	0									
/testbench/rout9_tb	0									
/testbench/routa_tb	0									
/testbench/routb_tb	0									
/testbench/routc_tb	0									
/testbench/routd_tb	0									
/testbench/route_tb	0									
/testbench/routf_tb	0									
/testbench/rout0_tb	0									
/testbench/rout1_tb	0	26214							-21	
/testbench/busmuxout_tb	0	26214	0	21	0	4	0	4	0	21	0	4	0	-21	0
/testbench/PCout_tb	0									
/testbench/Zhigh_tb	0									
/testbench/LOout_tb	0									
/testbench/HIout_tb	0									
/testbench/MDRout_tb	0	26214	21	4	4					
/testbench/routy_tb	0						21			
/testbench/Zlow_tb	0							-21		
/testbench/Present_state	default	Reg_load1	Reg_load2	Reg_load3	T0	T1	T2	T3	T4	T5

0 ps   50000 ps   100000 ps   150000 ps   200000 p

Entity:testbench Architecture:testbench_arch Date: Sun Mar 05 3:50:33 PM Eastern Standard Time 2017   Row: 1 Page: 3