



					-		_				_	_			_		_		_		_
/testbench/rout8_tb	0																				
/testbench/rout9_tb	0						<u> </u>				†										
/testbench/routa_tb	0										+										
/testbench/routb_tb	0										-		-								
/testbench/routc_tb	0										-		-								
/testbench/routd_tb	0											-									
/testbench/route_tb	0						‡					-									
/testbench/routf_tb	0						‡														
/testbench/rout0_tb	0						<u> </u>		<u> </u>		-	-									
/testbench/rout1_tb	0	26214									-							(-21			
/testbench/busmuxout_tb	0	26214	0	(21	0	(4	0		<u> </u>		-	(4	0	(21	0	(4	0	(-21	(O		
/testbench/PCout_tb	0						<u> </u>				-	-									
/testbench/Zhigh_tb	0										-	-									
/testbench/LOout_tb	0										-	-									
/testbench/HIout_tb	0										-	-									
/testbench/MDRout_tb	0	26214		(21		4				(4	-	-									
/testbench/routy_tb	0										+	-		(21							
/testbench/Zlow_tb	0										-	-	•		-	-21					ĺ
/testbench/Present_state	default	Reg_load:	1	Reg_load	2	Reg_load	±d3	(T0		(T1	+	<u>/</u> Τ2		(T3		(T4		(T5			
0) ps	1 1 1		1 1 1	500 ⁽	000 ps		1		1000	00 ps			1 1	15	0000 ps	i ı	1		2000	00