

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity alu is
6  port (
7      clk      : in  std_logic;
8      op       : in  std_logic_vector (3 downto 0);
9      a        : in  std_logic_vector (31 downto 0);
10     b         : in  std_logic_vector (31 downto 0);
11     y         : out std_logic_vector (63 downto 0)
12 );
13 end entity;
14
15 architecture behavioral of alu is
16
17     component bmul32
18         port( a : in  std_logic_vector (31 downto 0);  -- multiplier
19              b : in  std_logic_vector (31 downto 0);  -- multiplicand
20              p : out std_logic_vector (63 downto 0) -- product
21         );
22     end component bmul32;
23
24     component CLAdder
25         port(Xin: in std_logic_vector (15 downto 0);
26              Yin: in std_logic_vector (15 downto 0);
27              Cin: in std_logic;
28              Sum: out std_logic_vector (15 downto 0);
29              Cout: out std_logic
30         );
31     end component CLAdder;
32
33     component divider
34         PORT
35         (
36             denom      : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
37             numer      : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
38             quotient    : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
39             remain      : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
40         );
41     end component divider;
42
43
44
45     type op_type is (op_and, op_add, op_sub, op_nop, op_mul, op_div, op_or, op_shr, op_shl,
46 op_ror, op_rol, op_neg, op_not);
47
48     signal enum_op : op_type;
49     signal c_in: std_logic := '0';
50     signal c_outH: std_logic;
51     signal c_outL: std_logic;
52     signal a_minus_b : std_logic_vector (32 downto 0);
53     signal a_plus_b  : std_logic_vector (32 downto 0);
54     signal a_mul_b   : std_logic_vector (63 downto 0);
55     signal a_div_b   : std_logic_vector (63 downto 0);
56     signal a_shr_b   : std_logic_vector (31 downto 0);
57     signal a_shl_b   : std_logic_vector (31 downto 0);
58     signal a_ror_b   : std_logic_vector (31 downto 0);
59     signal a_rol_b   : std_logic_vector (31 downto 0);
60     signal reg       : std_logic_vector (32 downto 0);
61     signal reg64      : std_logic_vector (63 downto 0);
62     signal quotient  : std_logic_vector (31 downto 0);

```

```

62     signal remainder : std_logic_vector (31 downto 0);
63
64 begin
65
66     CLAhigh: CLAdder port map (a(15 downto 0),
67                               b (15 downto 0),
68                               c_in,
69                               a_plus_b(15 downto 0),
70                               c_outL
71                               );
72
73     CLAlow: CLAdder port map (a(31 downto 16),
74                              b (31 downto 16),
75                              c_outL,
76                              a_plus_b(31 downto 16),
77                              c_outH
78                              );
79
80     a_plus_b(32)<=c_outH;
81     booth: bmul32 port map (a,
82                             b,
83                             a_mul_b
84                             );
85
86     div32: divider port map (b,
87                              a,
88                              quotient,
89                              remainder
90                              );
91
92     a_minus_b <= std_logic_vector (signed(a(a'high) & a) - signed(b(b'high) & b));
93
94     a_div_b    <= remainder & quotient;
95     a_shr_b    <= to_stdlogicvector (to_bitvector (a) srl to_integer ( unsigned(b)));
96     a_shl_b    <= to_stdlogicvector (to_bitvector (a) sll to_integer ( unsigned(b)));
97     a_ror_b    <= to_stdlogicvector (to_bitvector (a) ror to_integer ( unsigned(b)));
98     a_rol_b    <= to_stdlogicvector (to_bitvector (a) rol to_integer ( unsigned(b)));
99     process (op,a,b,clk)
100     begin
101         case op is
102             when "0000" => enum_op <= op_and;
103             when "0001" => enum_op <= op_add;
104             when "0010" => enum_op <= op_sub;
105             when "0011" => enum_op <= op_mul;
106             when "0100" => enum_op <= op_div;
107             when "0101" => enum_op <= op_or;
108             when "0110" => enum_op <= op_shr;
109             when "0111" => enum_op <= op_shl;
110             when "1000" => enum_op <= op_ror;
111             when "1001" => enum_op <= op_rol;
112             when "1010" => enum_op <= op_neg;
113             when "1011" => enum_op <= op_not;
114             when others => enum_op <= op_nop;
115         end case;
116     end process;
117
118     process (clk,a,b,op,a_plus_b,a_minus_b,a_mul_b,a_div_b,a_shl_b,a_shr_b,a_rol_b,a_ror_b)
119     begin
120         if clk='1' then
121             case enum_op is
122                 when op_add      => reg64 <= (63 downto a_plus_b'length => '0') & a_plus_b;
123                 when op_sub      => reg64 <= (63 downto a_minus_b'length => '0') & a_minus_b;
124                 when op_and      => reg64 <= (63 downto 32 => '0') & (a and b);

```

```
124         when op_mul      => reg64 <= (63 downto a_mul_b'length => '0') & a_mul_b;
125         when op_div      => reg64 <= (63 downto a_div_b'length => '0') & a_div_b;
126         when op_or       => reg64 <= (63 downto 32 => '0') & (a or b);
127         when op_shr      => reg64 <= (63 downto a_shr_b'length => '0') & a_shr_b;
128         when op_shl      => reg64 <= (63 downto a_shl_b'length => '0') & a_shl_b;
129         when op_ror      => reg64 <= (63 downto a_ror_b'length => '0') & a_ror_b;
130         when op_rol      => reg64 <= (63 downto a_rol_b'length => '0') & a_rol_b;
131         when op_neg      => reg64 <= (63 downto 32 => '0') & std_logic_vector(unsigned(not
(a)) + 1);
132         when op_not      => reg64 <= (63 downto 32 => '0') & (not(to_x01(a)));
133
134         when op_nop      =>
135             reg(32) <= '0';
136         end case;
137     end if;
138 end process;
139 process(a_plus_b,a_minus_b,a_mul_b,a_div_b,a_shr_b,reg64)
140     begin
141         y <= reg64;
142     end process;
143 end architecture;
```