
are: Manch 05, 2017	ELECTY AND	Yojec

PHASE ONE REPORT

ELEC 374

Nick Lipski

Temi Ogunsanya



```
Code for Schematic's code (ELEC374.vhd)
        -- Copyright (C) 1991-2013 Altera Corporation
 1
 2
        -- Your use of Altera Corporation's design tools, logic functions
 3
        -- and other software and tools, and its AMPP partner logic
 4
        -- functions, and any output files from any of the foregoing
 5
        -- (including device programming or simulation files), and any
 6
        -- associated documentation or information are expressly subject
        -- to the terms and conditions of the Altera Program License
 7
 8
        -- Subscription Agreement, Altera MegaCore Function License
 9
        -- Agreement, or other applicable license agreement, including,
 10
        -- without limitation, that your use is for the sole purpose of
 11
        -- programming logic devices manufactured by Altera and sold by 12 -- Altera or its authorized distributors. Please
        refer to the 13 -- applicable agreement for further details.
14
15
       -- PROGRAM
                        "Quartus II 64-Bit"
16
       -- VERSION
                        "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"
17
       -- CREATED
                        "Sat Mar 04 15:01:59 2017"
18
19 LIBRARY ieee;
20
   USE ieee.std_logic_1164.all;
21
22
   LIBRARY work;
23
24 ENTITY ELEC374 IS
          PORT
           (
                               STD LOGIC;
                  ren0:
                         IN
                  ren1:
                         IN
                               STD_LOGIC;
                 ren2:
                         IN
                               STD_LOGIC;
                  ren3:
                         IN
                               STD_LOGIC;
                 ren4:
                         IN
                               STD_LOGIC;
                  ren5:
                         IN
                               STD_LOGIC;
                               STD_LOGIC;
                  ren6:
                         IN
                               STD_LOGIC;
                 ren7:
                         IN
                  ren8:
                         IN
                               STD_LOGIC;
                 ren9:
                         IN
                               STD_LOGIC;
                 renA:
                         IN
                               STD_LOGIC;
                 renB:
                         IN
                               STD LOGIC;
                 renC:
                         IN
                               STD_LOGIC;
                 renD:
                         IN
                               STD_LOGIC;
                 renE:
                         IN
                               STD LOGIC:
                 renF:
                         IN
                               STD_LOGIC;
                             STD_LOGIC;
                  clr:
                        IN
                        IN
                             STD_LOGIC;
                 clk:
                 R0out:
                           IN
                                STD LOGIC;
                 R1out:
                           IN
                                STD_LOGIC;
                           IN
                                STD_LOGIC;
                 R2out:
                 R3out:
                           IN
                                STD LOGIC:
                 R4out:
                           IN
                                STD_LOGIC;
                 R5out:
                                STD_LOGIC;
                           IN
                 R6out:
                           IN
                                STD_LOGIC;
```

R7out:

R8out:

IN

IN

STD_LOGIC;

STD_LOGIC;

R9out: IN STD_LOGIC;

R10out : IN STD_LOGIC;

R11out: IN STD_LOGIC;

R12out: IN STD_LOGIC;

R13out: IN STD_LOGIC;

R14out : IN STD_LOGIC;

R15out : IN STD_LOGIC;

Zhighout: IN STD_LOGIC; Zlowout: IN STD_LOGIC;

```
InPortout: IN STD_LOGIC;
 63
 64
             HIin: IN STD_LOGIC;
             PCin: IN STD LOGIC;
 65
             LOin: IN STD_LOGIC;
 66
 67
             MDRin: IN STD LOGIC;
             HIoutEn: IN STD LOGIC;
 68
             LOoutEn: IN STD LOGIC;
 69
 70
             PCoutEn: IN STD_LOGIC;
 71
             MDRoutEn: IN STD_LOGIC;
 72
             CoutEn: IN STD LOGIC;
 73
             reny: IN STD LOGIC;
 74
             renz: IN STD LOGIC;
 75
             ReadIn: IN STD_LOGIC;
             busmuxout: INOUT STD LOGIC VECTOR(31 DOWNTO 0);
 76
 77
             Empty: IN STD_LOGIC_VECTOR(31 DOWNTO 0); 78
                                                             HIout: INOUT
             STD LOGIC VECTOR(31 DOWNTO 0); 79
                                                      LOout: INOUT STD LOGIC VECTOR(31
             DOWNTO 0); 80
                                 Mdatain: IN STD LOGIC VECTOR(31 DOWNTO 0); 81 MDRout:
             INOUT STD_LOGIC_VECTOR(31 DOWNTO 0);
82
                  operation: IN STD LOGIC VECTOR(3 DOWNTO 0);
      PCout: INOUT STD_LOGIC_VECTOR(31 DOWNTO 0); 84
 83
                                                             rout0: INOUT
 STD LOGIC VECTOR(31 DOWNTO 0); 85
                                        rout1: INOUT STD_LOGIC_VECTOR(31 DOWNTO 0); 86
      rout2: INOUT STD_LOGIC_VECTOR(31 DOWNTO 0); 87
                                                             rout3: INOUT
 STD LOGIC VECTOR(31 DOWNTO 0); 88
                                        rout4: INOUT STD LOGIC VECTOR(31 DOWNTO 0); 89
      rout5: INOUT STD LOGIC VECTOR(31 DOWNTO 0); 90
                                                             rout6: INOUT
 STD LOGIC VECTOR(31 DOWNTO 0); 91
                                        rout7: INOUT STD_LOGIC_VECTOR(31 DOWNTO 0); 92
      rout8: INOUT STD_LOGIC_VECTOR(31 DOWNTO 0); 93
                                                             rout9: INOUT
 STD LOGIC VECTOR(31 DOWNTO 0); 94
                                        routa: INOUT STD LOGIC VECTOR(31 DOWNTO 0); 95
      routb: INOUT STD_LOGIC_VECTOR(31 DOWNTO 0); 96
                                                             routc: INOUT
 STD LOGIC VECTOR(31 DOWNTO 0); 97
                                        routd: INOUT STD_LOGIC_VECTOR(31 DOWNTO 0); 98
      route: INOUT STD_LOGIC_VECTOR(31 DOWNTO 0); 99
                                                             routf: INOUT
 STD LOGIC VECTOR(31 DOWNTO 0); 100
                                        routy: INOUT STD_LOGIC_VECTOR(31 DOWNTO 0); 101
      Zhigh: INOUT STD_LOGIC_VECTOR(31 DOWNTO 0); 102
                                                             Zlow: INOUT
 STD_LOGIC_VECTOR(31 DOWNTO 0)
103
          );
104
          END ELEC374;
105
106 ARCHITECTURE bdf_type OF ELEC374 IS
107
108
          COMPONENT alu
109
          PORT(clk: IN STD_LOGIC;
          a: IN STD LOGIC_VECTOR(31 DOWNTO 0); 111
                                                      b: IN STD LOGIC VECTOR(31 DOWNTO
110
                    op: IN STD_LOGIC_VECTOR(3 DOWNTO 0); 113
                                                                    v: OUT
          STD_LOGIC_VECTOR(63 DOWNTO 0)
114
          ):
115 END COMPONENT;
116
117 COMPONENT reg
118
              PORT(clr : IN STD_LOGIC;
119
              clk: IN STD_LOGIC;
```

```
120
              ren: IN STD_LOGIC;
121
               rin: IN STD_LOGIC_VECTOR(31 DOWNTO 0); 122
                                                              rout: OUT STD_LOGIC_VECTOR(31
               DOWNTO 0)
123
          ):
124 END COMPONENT;
125
126
       COMPONENT good mux
127
       PORT(data0x: IN STD_LOGIC_VECTOR(31 DOWNTO 0); 128 data10x: IN STD_LOGIC_VECTOR(31
                           data11x: IN STD LOGIC VECTOR(31 DOWNTO 0); 130 data12x: IN
       DOWNTO 0); 129
       STD LOGIC VECTOR(31 DOWNTO 0); 131
                                                data13x: IN STD LOGIC VECTOR(31 DOWNTO 0);
             data14x: IN STD_LOGIC_VECTOR(31 DOWNTO 0); 133 data15x: IN
       STD LOGIC VECTOR(31 DOWNTO 0); 134
                                                data16x: IN STD LOGIC VECTOR(31 DOWNTO 0);
             data17x: IN STD_LOGIC_VECTOR(31 DOWNTO 0); 136 data18x: IN
       135
       STD LOGIC VECTOR(31 DOWNTO 0); 137
                                                data19x: IN STD LOGIC VECTOR(31 DOWNTO 0);
             data1x: IN STD_LOGIC_VECTOR(31 DOWNTO 0); 139 data20x: IN
       138
                                                data21x: IN STD LOGIC VECTOR(31 DOWNTO 0);
       STD LOGIC VECTOR(31 DOWNTO 0); 140
             data22x: IN STD_LOGIC_VECTOR(31 DOWNTO 0); 142 data23x: IN
       STD LOGIC VECTOR(31 DOWNTO 0); 143
                                                data24x: IN STD LOGIC VECTOR(31 DOWNTO 0);
             data25x: IN STD_LOGIC_VECTOR(31 DOWNTO 0); 145 data2x: IN STD_LOGIC_VECTOR(31
       DOWNTO 0); 146
                           data3x : IN STD_LOGIC_VECTOR(31 DOWNTO 0); 147
                                                                           data4x: IN
       STD LOGIC VECTOR(31 DOWNTO 0); 148
                                                data5x: IN STD LOGIC VECTOR(31 DOWNTO 0);
             data6x: IN STD_LOGIC_VECTOR(31 DOWNTO 0); 150 data7x: IN STD_LOGIC_VECTOR(31
       149
       DOWNTO 0); 151
                           data8x: IN STD LOGIC VECTOR(31 DOWNTO 0); 152 data9x: IN
       STD_LOGIC_VECTOR(31 DOWNTO 0); 153 sel: IN STD_LOGIC_VECTOR(4 DOWNTO 0); 154
             result: OUT STD LOGIC VECTOR(31 DOWNTO 0)
155
          );
156 END COMPONENT;
157
158
              COMPONENT encoder32to5
159
               PORT(R0out : IN STD_LOGIC;
160
               R1out: IN STD_LOGIC;
161
               R2out: IN STD LOGIC;
162
               R3out: IN STD_LOGIC;
               R4out: IN STD_LOGIC;
163
164
               R5out: IN STD_LOGIC;
               R6out: IN STD_LOGIC;
165
              R7out: IN STD_LOGIC;
166
167
               R8out: IN STD LOGIC;
168
               R9out: IN STD_LOGIC;
169
               R10out: IN STD_LOGIC;
170
               R11out: IN STD LOGIC;
171
               R12out: IN STD_LOGIC;
172
              R13out: IN STD LOGIC;
173
               R14out: IN STD_LOGIC;
174
               R15out: IN STD_LOGIC;
175
              HIout: IN STD_LOGIC;
176
              LOout: IN STD LOGIC;
              Zhighout: IN STD LOGIC;
177
178
              Zlowout: IN STD_LOGIC;
```

```
179
               PCout: IN STD_LOGIC;
180
               MDRout : IN STD_LOGIC;
181
               InPortout: IN STD_LOGIC;
182
               Cout: IN STD_LOGIC;
               Sin: OUT STD LOGIC VECTOR(4 DOWNTO 0)
183
184
               );
185 END COMPONENT;
186
187 COMPONENT mdmux
188
               PORT(ReadIn : IN STD LOGIC;
189
               BusMuxOut : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
190
               Mdatain: IN STD_LOGIC_VECTOR(31 DOWNTO 0); 191
                                                                       MDMuxOut: OUT
               STD_LOGIC_VECTOR(31 DOWNTO 0)
192
           );
193 END COMPONENT;
194
195 COMPONENT reg64
196
               PORT(clr : IN STD_LOGIC;
197
               clk: IN STD_LOGIC;
198
               ren: IN STD_LOGIC;
199
               rin: IN STD_LOGIC_VECTOR(63 DOWNTO 0); 200
                                                                rh: OUT STD LOGIC VECTOR(31
               DOWNTO 0); 201
                                   rlow: OUT STD LOGIC VECTOR(31 DOWNTO 0)
202
           );
203 END COMPONENT;
204
205 SIGNAL
                    Cout : STD_LOGIC_VECTOR(31 DOWNTO 0);
206
       SIGNAL
                     InPortout0 : STD_LOGIC;
207
       SIGNAL
                     InPortout1 : STD_LOGIC;
208
       SIGNAL
                     InPortout10 : STD_LOGIC;
209
       SIGNAL
                     InPortout11 : STD_LOGIC;
210
       SIGNAL
                     InPortout12 : STD_LOGIC;
211
       SIGNAL
                     InPortout13: STD LOGIC;
212
                     InPortout14: <a href="STD_LOGIC">STD_LOGIC</a>;
       SIGNAL
213
       SIGNAL
                     InPortout15: STD_LOGIC;
214
       SIGNAL
                     InPortout16 : STD_LOGIC;
215
                     InPortout17: STD_LOGIC;
       SIGNAL
216
       SIGNAL
                     InPortout18: STD LOGIC;
217
       SIGNAL
                     InPortout19: STD_LOGIC; 218 SIGNAL InPortout2: STD_LOGIC;
219
       SIGNAL
                     InPortout20 : STD_LOGIC;
220
       SIGNAL
                     InPortout21 : STD_LOGIC;
221
       SIGNAL
                     InPortout22 : STD_LOGIC;
222
       SIGNAL
                     InPortout23: STD_LOGIC;
223
       SIGNAL
                     InPortout24: STD LOGIC;
224
       SIGNAL
                     InPortout25: STD_LOGIC;
225
                     InPortout26 : STD_LOGIC;
       SIGNAL
226
       SIGNAL
                     InPortout27: STD LOGIC;
227
       SIGNAL
                     InPortout28: STD_LOGIC;
```

```
228
       SIGNAL
                      InPortout29: STD_LOGIC; 229 SIGNAL InPortout3: STD_LOGIC;
230
                      InPortout30 : STD_LOGIC;
       SIGNAL
231
       SIGNAL
                      InPortout31: STD LOGIC;
232
       SIGNAL
                      InPortout4 : STD_LOGIC;
233
       SIGNAL
                      InPortout5: STD LOGIC;
234
       SIGNAL
                      InPortout6: STD LOGIC;
       SIGNAL
235
                      InPortout7: STD LOGIC;
236
       SIGNAL
                      InPortout8: STD_LOGIC;
237
       SIGNAL
                      InPortout9: STD_LOGIC;
238
       SIGNAL
                      SYNTHESIZED WIRE 0: STD LOGIC VECTOR(4 DOWNTO 0);
                      SYNTHESIZED WIRE 1: STD LOGIC VECTOR(31 DOWNTO 0); 240 SIGNAL
239
       SIGNAL
               SYNTHESIZED_WIRE_2: STD_LOGIC_VECTOR(63 DOWNTO 0); 241
                     GDFX_TEMP_SIGNAL_0: STD_LOGIC_VECTOR(31 DOWNTO 0);
242 SIGNAL
243
244 BEGIN
245
246 GDFX TEMP SIGNAL 0 <= (InPortout31 & InPortout30 & InPortout29 & InPortout28 & InPortout27
             & InPortout26 & InPortout25 & InPortout24 & InPortout23 & InPortout22 & InPortout21 &
            InPortout20 & InPortout19 & InPortout18 & InPortout17 & InPortout16 & InPortout15 &
       InPortout14 & InPortout13 & InPortout12 & InPortout11 & InPortout10 & InPortout9 & ₹
                     InPortout8 & InPortout7 & InPortout6 & InPortout5 & InPortout4 & InPortout3 & InPortout2 &
       InPortout1 & InPortout0);
247
248
249
                b2v ALU: alu
250
                PORT MAP(clk => clk,
251
                a => routy,
252
                b => busmuxout,
253
                op => operation,
254
                y => SYNTHESIZED WIRE 2);
255
256
257
                b2v H: reg
258
                PORT MAP(clr => clr,
259
                clk => clk,
260
                ren => HIin,
261
                rin => busmuxout,
262
                rout => HIout);
263
264
265
                b2v_inst : good_mux
266
                PORT MAP(data0x => Empty,
                data10x => rout9,
267
268
                data11x => routa,
                data12x => routb,
269
270
                data13x => routc,
271
                data14x => routd.
272
                data15x => route.
```

```
273
                 data16x => routf,
                 data17x => HIout,
274
                 data18x => LOout
275
276
                 data19x => Zhigh,
                 data1x => rout0,
277
278
                 data20x => Zlow,
279
                 data21x => PCout,
280
                 data22x => MDRout,
281
                 data23x => GDFX_TEMP_SIGNAL_0,
282
                 data24x => Cout,
283
                 data25x => Empty,
284
                 data2x => rout1,
285
                 data3x => rout2,
                 data4x => rout3,
286
                 data5x => rout4,
287
288
                 data6x => rout5,
289
                 data7x => rout6,
290
                 data8x => rout7,
291
                 data9x => rout8,
292
                 sel => SYNTHESIZED_WIRE_0,
293
                 result => busmuxout);
294
295
296
                 b2v inst1: encoder32to5
                 PORT MAP(R0out => R0out,
297
298
                 R1out => R1out,
299
                 R2out => R2out
                 R3out => R3out
300
                 R4out => R4out
301
                 R5out => R5out.
302
303
                 R6out => R6out,
304
                 R7out => R7out,
                 R8out => R8out,
305
                 R9out => R9out,
306
307
                 R10out => R10out,
                 R11out => R11out,
308
309
                 R12out => R12out,
                 R13out => R13out,
310
                 R14out => R14out,
311
312
                 R15out => R15out,
                 HIout => HIoutEn,
313
                 LOout => LOoutEn,
314
315
                 Zhighout => Zhighout,
316
                 Zlowout => Zlowout, 317 PCout => PCoutEn,
                 MDRout => MDRoutEn,
318
319
                 InPortout => InPortout,
```

```
320
                 Cout => CoutEn,
                 Sin => SYNTHESIZED_WIRE_0);
321
322
323
                 b2v_inst2 : mdmux
324
325
                 PORT MAP(ReadIn => ReadIn,
                 BusMuxOut => busmuxout,
326
327
                 Mdatain => Mdatain,
328
                 MDMuxOut => SYNTHESIZED_WIRE_1);
329
330
                 b2v LO: reg
331
                 PORT MAP(clr => clr,
332
333
                 clk => clk,
334
                 ren => LOin,
                 rin => busmuxout,
335
336
                 rout => LOout);
337
338
339
                 b2v_MDR: reg
340
                 PORT MAP(clr => clr,
341
                 clk => clk,
342
                 ren => MDRin,
343
                 rin => SYNTHESIZED_WIRE_1,
344
                 rout => MDRout);
345
346
347
                 b2v_PC : reg
                 PORT MAP(clr => clr,
348
349
                 clk => clk,
350
                 ren => PCin,
351
                 rin => busmuxout,
352
                 rout => PCout);
353
354
355
                 b2v_R0 : reg
356
                 PORT MAP(clr => clr,
357
                 clk => clk,
358
                 ren => ren0,
                 rin => busmuxout,
359
360
                 rout => rout0);
361
362
363
                 b2v_R1 : reg
                 PORT MAP(clr => clr,
364
365
                 clk => clk,
366
                 ren => ren1,
367
                 rin => busmuxout,
```

```
368
                 rout => rout1);
369
370
371
                 b2v_R2 : reg
372
                 PORT MAP(clr => clr,
373
                 clk => clk,
374
                 ren => ren2,
375
                 rin => busmuxout,
376
                 rout => rout2);
377
378
379
                 b2v R3: reg
                 PORT MAP(clr => clr,
380
381
                 clk => clk,
382
                 ren => ren3,
383
                 rin => busmuxout,
384
                 rout => rout3);
385
386
387
                 b2v_R4: reg
388
                 PORT MAP(clr => clr,
389
                 clk => clk,
390
                 ren => ren4,
391
                 rin => busmuxout,
392
                 rout => rout4);
393
394
395
                 b2v_R5 : reg
                 PORT MAP(clr => clr,
396
397
                 clk => clk,
398
                 ren => ren5,
399
                 rin => busmuxout,
400
                 rout => rout5);
401
402
403
                 b2v_R6: reg
404
                 PORT MAP(clr => clr,
405
                 clk => clk,
406
                 ren => ren6,
407
                 rin => busmuxout,
408
                 rout => rout6);
409
410
411
                 b2v_R7 : reg
412
                 PORT MAP(clr => clr,
413
                 clk => clk,
414
                 ren => ren7,
415
                 rin => busmuxout,
```

```
416
                 rout => rout7);
417
418
419
                 b2v_R8 : reg
420
                 PORT MAP(clr => clr,
421
                 clk => clk,
422
                 ren => ren8,
423
                 rin => busmuxout,
424
                 rout => rout8);
425
426
427
                 b2v_R9 : reg
                 PORT MAP(clr => clr,
428
429
                 clk => clk,
430
                 ren => ren9,
431
                 rin => busmuxout,
432
                 rout => rout9);
433
434
435
                 b2v_Ra: reg
436
                 PORT MAP(clr => clr,
437
                 clk => clk,
438
                 ren => renA,
439
                 rin => busmuxout,
440
                 rout => routa);
441
442
443
                 b2v_Rb: reg
                 PORT MAP(clr => clr,
444
445
                 clk => clk,
446
                 ren => renB,
447
                 rin => busmuxout,
448
                 rout => routb);
449
450
451
                 b2v_Rc : reg
452
                 PORT MAP(clr => clr,
453
                 clk => clk,
454
                 ren => renC,
                 rin => busmuxout,
455
456
                 rout => routc);
457
458
459
                 b2v_Rd: reg
                 PORT MAP(clr => clr,
460
461
                 clk => clk,
462
                 ren => renD,
463
                 rin => busmuxout,
```

```
464
                 rout => routd);
465
466
467
                 b2v_Re : reg
468
                 PORT MAP(clr => clr,
469
                 clk => clk,
470
                 ren => renE,
471
                 rin => busmuxout,
472
                 rout => route);
473
474
475
                 b2v_regz: reg64
                 PORT MAP(clr => clr,
476
477
                 clk => clk,
478
                 ren => renz,
479
                 rin => SYNTHESIZED_WIRE_2,
480
                 rh => Zhigh,
481
                 rlow => Zlow);
482
483
                 b2v_Rf: reg
484
                 PORT MAP(clr => clr,
485
486
                 clk => clk,
487
                 ren => renF,
488
                 rin => busmuxout,
489
                 rout => routf);
490
491
                 b2v_RY: reg
492
493
                 PORT MAP(clr => clr,
494
                 clk => clk,
495
                 ren => reny,
496
                 rin => busmuxout,
497
                 rout => routy);
498
499
500 END bdf_type;
```

Code for Booth Multiplier with Bit recording (bmul32.vhd)

```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3
  4
            entity badd32 is
  5
                          : in std_logic_vector(2 downto 0); -- Booth multiplier
            port (a
                 : in std logic vector(31 downto 0); -- multiplicand 7
        b
                                                                                sum_in : in std_logic_vector(31 downto
                          sum_out : out std_logic_vector(31 downto 0); -- sum output
0); -- sum input 8
                   prod : out std_logic_vector(1 downto 0)); --
                   2 bits of product
 10
                   end entity badd32;
                   library IEEE;
 11
 12 use IEEE.std_logic_1164.all;
 13
        entity add32 is -- simple 32 bit ripple carry adder
 14
        port(a : in std_logic_vector(31 downto 0); 15
                                                              b
                                                                      : in std_logic_vector(31
 downto 0); 16    cin : in std_logic;
17
                             sum: out std logic vector(31 downto 0);
 18
                   cout : out std logic);
 19
                   end entity add32;
 20
                   library IEEE;
 21 use IEEE.std logic 1164.all;
22 entity bmul32 is
                                               -- 32-bit by 32-bit two's complement multiplier
 23
           port (a : in std_logic_vector(31 downto 0);
                                                                                 -- multiplier
 24
                    b: in std_logic_vector(31 downto 0);
                                                                                 -- multiplicand
 25
                    p : out std_logic_vector(63 downto 0));
                                                                                 -- product
 26
        end entity bmul32;
 27
        library IEEE;
 28
        use IEEE.std logic 1164.all;
 29
        entity fadd is
                          -- full adder stage, interface
 30 port(a:in std_logic; 31 b:in
 std_logic; 32 cin: in std_logic; 33 s: out
 std logic;
 34
                   cout : out std_logic);
 35
                   end entity fadd;
 36
 37 architecture circuits of badd32 is
 38 subtype word is std_logic_vector(31 downto 0);
 39 signal bb : word; 40 signal psum :
 word; 41 signal b_bar : word;
 42 signal two_b
                          : word; 43 signal
 two_b_bar : word;
 44 signal cout : std_logic; 45 signal cin :
 std_logic; 46 signal topbit : std_logic; 47
 signal topout : std_logic; 48 signal nc1 :
 std_logic;
 49
                    begin -- circuits of badd32
 50
                    b bar \leq not b;
 51
                    two b \le b(30 \text{ downto } 0) \& '0';
```

```
52
                   two_b_bar <= not two_b;
53
                   bb <= b when a="001" or a="010"
                                                            -- 5-input mux
54
                   else two b when a="011"
55
                   else two_b_bar when a="100" -- cin=1 56 else b_bar when a="101" or a="110" -- cin=1
57
                         else x"000000000":
58
                         cin <= '1' when a="100" or a="101" or a="110"
59
                         else '0':
60
                         topbit \leq b(31) when a="001" or a="010" or a="011"
61
                         else b_bar(31) when a="100" or a="101" or a="110"
62
                         else '0';
63
64
          a1: entity WORK.add32 port map(sum_in, bb, cin, psum, cout);
65
          a2: entity WORK.fadd port map(sum_in(31), topbit, cout, topout, nc1); 66
67
          sum_out(29 downto 0) \le psum(31 downto 2);
68
          sum\_out(31) \le topout;
69
          sum\_out(30) \le topout;
70
          prod <= psum(1 downto 0);</pre>
71
          end architecture circuits; -- of badd32
72
73 architecture circuits of bmul32 is
    signal zer: std_logic_vector(31 downto 0) := x"000000000";
                                                                     -- zeros 75 signal mul0: std_logic_vector(2
downto 0); 76 subtype word is std_logic_vector(31 downto 0);
77
                             type ary is array(0 to 15) of word;
78
                             signal s : ary; -- temp sums
79
                             begin -- circuits of bmul32
80
                             \text{mul}0 \le a(1 \text{ downto } 0) \& '0';
81
                             a0: entity WORK.badd32 port map(
82
                             mul0.
                                          b, zer, s(0), p(1 \text{ downto } 0);
83
                             a1: entity WORK.badd32 port map(
84
                             a(3 downto 1), b, s(0), s(1), p(3 downto 2));
85
                             a2: entity WORK.badd32 port map(
86
                             a(5 downto 3), b, s(1), s(2), p(5 downto 4));
87
                             a3: entity WORK.badd32 port map(
88
                             a(7 downto 5), b, s(2), s(3), p(7 downto 6));
89
                             a4: entity WORK.badd32 port map(
90
                             a(9 downto 7), b, s( 3), s( 4), p( 9 downto 8));
91
                             a5: entity WORK.badd32 port map(
92
                             a(11 downto 9), b, s(4), s(5), p(11 downto 10));
93
                             a6: entity WORK.badd32 port map(
94
                             a(13 downto 11), b, s(5), s(6), p(13 downto 12));
95
                             a7: entity WORK.badd32 port map(
96
                             a(15 downto 13), b, s(6), s(7), p(15 downto 14));
97
                             a8: entity WORK.badd32 port map(
98
                             a(17 downto 15), b, s(7), s(8), p(17 downto 16));
99
                             a9: entity WORK.badd32 port map(
100
                             a(19 downto 17), b, s(8), s(9), p(19 downto 18));
```

```
101
                              a10: entity WORK.badd32 port map(
 102
                              a(21 downto 19), b, s(9), s(10), p(21 downto 20));
 103
                              all: entity WORK.badd32 port map(
 104
                              a(23 downto 21), b, s(10), s(11), p(23 downto 22)); 105 a12: entity WORK.badd32 port
                              map(
106 a(25 downto 23), b, s(11), s(12), p(25 downto 24)); 107 a13: entity WORK.badd32 port map(
108 a(27 downto 25), b, s(12), s(13), p(27 downto 26)); 109 a14: entity WORK.badd32 port map(
110
                             a(29 downto 27), b, s(13), s(14), p(29 downto 28));
                             a15: entity WORK.badd32 port map(
111
112
                             a(31 downto 29), b, s(14), p(63 downto 32), p(31 downto 30));
113
                             end architecture circuits; -- of bmul32
114
115
116
117
118
           architecture circuits of fadd is
119
           begin
120
           s <= a xor b xor cin after 1 ps;
121
           cout <= (a and b) or (a and cin) or (b and cin) after 1
122
           end architecture circuits; -- of fadd
123
124
125
126
127 architecture circuits of add32 is
128 signal c : std_logic_vector(0 to 30);
129
                           begin
130
                           a0: entity WORK.fadd port map(a(0),
                           b(0), cin, sum(0), c(0));
                           stage: for I in 1 to 30 generate
131
132
                           as: entity WORK.fadd port map(a(I),
                           b(I), c(I-1), sum(I), c(I));
133
                           end generate stage;
134
                           a31: entity WORK.fadd port
                           map(a(31), b(31), c(30), sum(31),
                           cout);
135
                           end architecture circuits; -- of
```

Code for a 32 bit register (reg.vhd)

```
1 library ieee;
 2 use ieee.std_logic_1164.all;
 4 entity reg is
 5 port( clr: in std_logic;
             clk: in std_logic;
             ren: in std_logic;
 7
 8
             rin: in std_logic_vector(31 downto 0);
  9
             rout: out std_logic_vector(31 downt 0)
10
                 );
11
                 end entity reg;
12
13
                          architecture behavior of reg is
14
                          begin
15
                          process (clk,clr,ren,rin)
16
                          begin
17
                          if (clr= '1') then
                          rout <= x"00000000";
18
19
                          elsif (clk='1') then
20
                          if ren = '1' then
21
                          rout <= rin;</pre>
22
                          end if;
23
                          end if;
24
                          end process;
25
                          END behavior;
```

Code for a 32-5 Encoder (encoder32to5.vhd)

```
1 library ieee;
 2 use ieee.std_logic_1164.all;
 4 entity encoder32to5 is
  5 port( R0out: in std_logic; 6
                                        R1out: in std_logic; 7
    R2out: in std_logic; 8
                               R3out: in std_logic; 9
                                                          R4out:
  in std logic;
10
                R5out: in std_logic;
11
                R6out: in std logic;
12
                R7out: in std_logic;
13
                R8out: in std_logic;
14
                R9out: in std_logic;
15
                R10out: in std_logic;
16
                R11out: in std_logic;
17
                R12out: in std logic;
18
                R13out: in std_logic;
19
                R14out: in std_logic;
20
                R15out: in std logic;
21
                Hlout: in std_logic;
22
                LOout: in std_logic;
23
                Zhighout: in std_logic;
24
                Zlowout: in std_logic;
25
                PCout: in std_logic;
26
                MDRout: in std_logic;
27
                InPortout: in std_logic;
28 Cout: in std_logic; 29
                              Sin: out std_logic_vector(4 downto 0)
30
           );
31
            end entity encoder32to5;
32
33
       architecture behavior of encoder32to5 is
34
       begin
35
36
37
                                  Sin <= "00001" when R0out = '1' else
                                  "00010" when R1out = '1' else
38
39
                                  "00011" when R2out = '1' else
40
                                  "00100" when R3out = '1' else
41
                                  "00101" when R4out = '1' else
42
                                  "00110" when R5out = '1' else
43
                                  "00111" when R6out = '1' else
44
                                  "01000" when R7out = '1' else
45
                                  "01001" when R8out = '1' else
                                  "01010" when R9out = '1' else
46
```

```
47
                                "01011" when R10out = '1' else
48
                                "01100" when R11out = '1' else
49
                               "01101" when R12out = '1' else
50
                               "01110" when R13out = '1' else
51
                                "01111" when R14out = '1' else
52
                                "10000" when R15out = '1' else
53
                               "10001" when Hlout = '1' else
54
                               "10010" when LOout = '1' else
55
                               "10011" when Zhighout = '1' else
                               "10100" when Zlowout = '1' else
56
57
                               "10101" when PCout = '1' else
                               "10110" when MDRout = '1' else
58
59
                               "10111" when InPortout = '1' else
                               "11000" when Cout = '1' else
60
61
                               "11111";
62
```

63 end behavior;

Code for a 5 to32bit Multiplexer (good mux.vhd) 2 library ieee; 3 use ieee.std logic 1164.all; 4 use ieee.numeric std.all; 5 entity good_mux is 7 port (data0x : IN STD_LOGIC_VECTOR (31 DOWNTO data1x : IN STD_LOGIC_VECTOR (31 DOWNTO 0); 9 data2x : IN STD_LOGIC_VECTOR (31 DOWNTO data3x : IN STD_LOGIC_VECTOR (31 DOWNTO **0**); 10 **0**); 11 data4x : IN STD_LOGIC_VECTOR (31 DOWNTO **0**); 12 data5x : IN STD_LOGIC_VECTOR (31 DOWNTO data6x : IN STD_LOGIC_VECTOR (31 DOWNTO 0); 13 data7x : IN STD_LOGIC_VECTOR (31 DOWNTO 0); 14 0); 15 data8x : IN STD_LOGIC_VECTOR (31 DOWNTO data9x : IN STD_LOGIC_VECTOR (31 DOWNTO 0); 16 **0**); 17 data10x: IN STD_LOGIC_VECTOR (31 DOWNTO 0); 18 data11x: IN STD_LOGIC_VECTOR (31 DOWNTO data12x: IN STD_LOGIC_VECTOR (31 DOWNTO 0); 19 0); 20 data13x : IN STD_LOGIC_VECTOR (31 DOWNTO 0); 21 data14x: IN STD_LOGIC_VECTOR (31 DOWNTO 0); 22 data15x: IN STD_LOGIC_VECTOR (31 DOWNTO (0); 23 data16x: IN STD_LOGIC_VECTOR (31 DOWNTO (0); 24 data17x: IN STD_LOGIC_VECTOR (31 DOWNTO 0); 25 data18x: IN STD_LOGIC_VECTOR (31 DOWNTO data19x: IN STD LOGIC VECTOR (31 DOWNTO (0); 26 data20x : IN STD_LOGIC_VECTOR (31 DOWNTO 0); 27 0); 28 data21x: IN STD_LOGIC_VECTOR (31 DOWNTO 0); 29 data22x: IN STD LOGIC VECTOR (31 DOWNTO data23x: IN STD_LOGIC_VECTOR (31 DOWNTO **0**); 30 0); 31 data24x : IN STD_LOGIC_VECTOR (31 DOWNTO 0); 32 data25x: IN STD_LOGIC_VECTOR (31 DOWNTO : IN STD_LOGIC_VECTOR (4 DOWNTO 0); 33 0); 34 result : OUT STD_LOGIC_VECTOR (31 DOWNTO () 35); 36 end good_mux; architecture behavioral of good_mux is 40 begin

41 process (sel,data0x,data1x,data2x,data3x,data4x,data5x,data6x,data7x,data8x,data9x,data10x,data11x,data12x,data13x,data14x,data15x,data16x,data17x,data18x,data19x,data20x,

data21x,data22x,data23x,data24x,data25x)
42 begin
43 case sel is

```
44
           when "00001" => result <= data1x; 45
    when "00010" => result <=
                                   data2x; 46
    when "00011" => result <=
                                   data3x; 47
    when "00100" => result <=
                                   data4x; 48
    when "00101" => result <=
                                   data5x; 49
    when "00110" => result <=
                                   data6x; 50
    when "00111" => result <=
                                   data7x; 51
    when "01000" => result <=
                                   data8x; 52
    when "01001" => result <=
                                   data9x; 53
    when "01010" => result <= data10x; 54 when
"01011" => result <= data11x; 55
                                   when "01100" =>
result <= data12x; 56
                           when "01101" => result <=
                  when "01110" => result <= data14x; 58
data13x; 57
    when "01111" => result <= data15x; 59 when
"10000" => result <= data16x; 60
                               when "10001" =>
result <= data17x;
61
           when "10010" => result <= data18x; 62
    when "10011" => result <= data19x; 63 when
"10100" => result <= data20x; 64
                                   when "10101" =>
                          when "10110" => result <=
result <= data21x; 65
                   when "10111" => result <= data23x; 67
data22x; 66
when "11000" => result <= data24x; 68 when others => result
\leq data25x;
                               69 end case;
                               70 end process;
71 end behavioral;
```

```
Code for an ALU (ALU.vhd)
1 library ieee;
2 use ieee.std logic 1164.all;
3 use ieee.numeric std.all;
4
5 entity alu is
6 port (
7
       clk
              : in std logic;
              : in std_logic_vector(3 downto 0);
8
       ор
9
              : in std logic vector(31 downto 0);
10
              : in std logic vector(31 downto 0);
              : out std logic vector(63 downto 0)
11
       У
 12
       );
 13
       end entity;
 14
 15 architecture behavioral of alu is
 16
17
           component bmul32
       port(a:in std logic vector(31 downto 0); -- multiplier 19
                                                                       b:in
 std logic vector(31 downto 0);
                                   -- multiplicand 20
                                                         p: out std logic vector(63
 downto 0) -- product
21
               );
22
           end component bmul32;
 23
          component CLAdder
 24
          port(Xin: in std logic vector(15 downto 0);
 25
 26
       Yin: in std logic vector(15 downto 0);
 27
       Cin: in std logic;
       Sum: out std logic vector (15 downto 0);
 28
 29
       Cout: out std logic
30
                );
31
           end component CLAdder;
 32
33
           component divider
34
              PORT
 35
              denom : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
 36
 37
       numer : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
                     : OUT STD LOGIC VECTOR (31 DOWNTO 0);
 38
       quotient
```

```
39
       remain: OUT STD LOGIC VECTOR (31 DOWNTO 0)
40
               );
41
                end component divider;
 42
 43
 44
 45
       type op type is (op and, op add, op sub, op nop, op mul, op div, op or, op shr, op shl,
       op_ror, op_rol, op_neg, op_not);
 46
47
           signal enum op : op type;
           signal c in: std logic :='0';
 48
           signal c outH: std logic;
 49
           signal c outL: std logic;
 50
 51
       signal a minus b:std logic vector(32
 downto 0);
 52
       signal a plus b:std logic vector(32 downto
 <mark>0</mark>);
 53
       signal a mul b:std logic vector(63 downto
 O);
 54
       signal a_div_b : std_logic_vector(63 downto
 O);
 55
       signal a shr b:std logic vector(31 downto
 O);
 56
       signal a shl b:std logic vector(31 downto
 O);
 57
       signal a ror b:std logic vector(31 downto
 O);
 58
       signal a_rol_b : std_logic_vector(31 downto
 O);
 59
       signal reg
                      : std logic vector(32 downto
 <mark>0</mark>);
 60
       signal reg64
                     : std logic vector(63 downto
 O);
       signal quotient : std logic vector(31 downto
 61
 O);
 62
       signal remainder: std logic vector(31 downto 0);
 63
 64 begin
 65
                                            CLAhigh: CLAdder port map (a(15 downto 0),
 66
```

```
b (15 downto 0),
 67
 68
                                           c_in,
 69
                                           a_plus_b(15 downto 0),
 70
                                           c outL
71
                                           );
 72
73
                                           CLAlow: CLAdder port map (a(31 downto 16),
74
                                           b (31 downto 16),
                                           c outL,
 75
                                           a plus b(31 downto 16),
76
 77
                                           c_outH
 78
                                           );
 79
                                           a_plus_b(32) <= c_outH;
                                           booth: bmul32 port map (a,
 80
 81
                                           b,
                                           a_mul_ b
 82
                                           );
 83
 84
 85
                                        div32: divider port map (b,
 86
                                        a,
 87
                                        quotient,
 88
                                        remainder
 89
                                        );
 90
       a minus b <= std logic vector(signed(a(a'high) & a) - signed(b(b'high) & b)); 92
 91
                     <= remainder & quotient;
 93
           a div b
 94
          a_shr_b <= to_stdlogicvector(to_bitvector(a) srl to_integer( unsigned(b)));</pre>
              a_shl_b
                             <= to_stdlogicvector(to_bitvector(a) sll to_integer(
95
          unsigned(b)));
                     <= to stdlogicvector(to bitvector(a) ror to integer(unsigned(b)));
96
       a ror b
97
       a rol b
                     <= to stdlogicvector(to bitvector(a) rol to integer(unsigned(b)));
98
             process(op,a,b,clk)
 99
       begin
 100
       case op is
              when "0000" => enum op <= op and;
101
              when "0001" => enum op <= op add;
102
              when "0010" => enum op <= op sub;
103
              when "0011" => enum op <= op mul;
104
```

```
when "0100" => enum op <= op div;
105
106
       when "0101" => enum op <= op or;
107
              when "0110" => enum op <= op shr;
              when "0111" => enum op <= op shl;
108
              when "1000" => enum op <= op ror;
109
              when "1001" => enum op <= op rol;
110
              when "1010" => enum op <= op neg;
111
              when "1011" => enum op <= op not;
112
113
              when others => enum op <= op nop;
              114
                     end case;
              115
                     end process;
116
       process(clk,a,b,op,a plus b,a minus b,a mul b,a div b,a shl b,a shr b,a rol b,a ror b)
117
118
       begin
                 if clk='1' then
119
120
                 case enum op is
                 when op add
                                   => reg64 <= (63 downto a plus b'length => '0')& a plus b;
121
122
                 when op sub
                                   => reg64 <= (63 downto a minus b'length => '0') &
                 a_minus_b;
123
                 when op and
                                   => reg64 <= (63 downto 32 => '0') & (a and b);
                 when op mul
                                   => reg64 <= (63 downto a mul b'length => '0') & a mul b;
124
                 when op div => reg64 <= (63 downto a div b'length => '0') & a div b;
125
                 when op or => reg64 <= (63 downto 32 => '0') & (a or b);
126
                 when op shr
                                   => reg64 <= (63 downto a shr b'length => '0') & a shr b;
127
                                   => reg64 <= (63 downto a shl b'length => '0') & a shl b;
128
                 when op shl
                 when op ror
                                   => reg64 <= (63 downto a ror b'length => '0') & a ror b;
129
                                   => reg64 <= (63 downto a rol b'length => '0') & a rol b;
                 when op rol
130
                 when op neg
                                   => reg64 <= (63 downto 32 => '0') &
131
                 std logic vector(unsigned(not (a)) + 1);
                 when op_not
                                   => reg64 <= (63 downto 32 => '0') & (not(To X01(a)));
132
133
                     when op nop =>
134
                     reg(32) <= '0';
135
                     end case;
136
                            end if:
                     137
                                   end process;
                 process(a plus b,a minus b,a mul b,a div b,a shr b,reg64)
139
140
                 begin
```

```
y <= reg64;</li>end process; 143 end architecture;
```

Code for a 32 bit Carry Look Ahead Adder (CLAdder.vhd)

```
library ieee;
 1
       use ieee.std_logic_1164.all;
 3
 4
 5
                   entity CLAdder is
                   port(Xin: in std_logic_vector(15 downto 0);
 6
 7
                   Yin: in std_logic_vector(15 downto 0);
 8
                   Cin: in std_logic;
 9
                   Sum: out std_logic_vector (15 downto 0);
 10
                   Cout: out std_logic
 11
                   );
 12
                   end CLAdder;
13
14
15 architecture behaviour of CLAdder is
16
17
       signal h_sum : std_logic_vector(15 downto 0);
18
       signal G: std_logic_vector(15 downto 0);
19
       signal P: std_logic_vector(15 downto 0);
20
       signal CarryIn: std_logic_vector(15 downto 1);
21
22
            begin
23
            h_sum<= Xin xor Yin;
            G <= Xin and Yin;
24
25
            P <= Xin or Yin;
26
27
                     process (G,P, CarryIn, h_sum, Cin)
28
                     begin
29
                    CarryIn(1) \le G(0) \text{ or } (P(0) \text{ and } Cin);
30
                     inst: for i in 1 to 14 loop
                     CarryIn(i+1) \le G(i) or (P(i) and CarryIn(i));
31
32
                     end loop;
33
                     Cout \leq G(15) or (P(15) and CarryIn(15));
34
                     end process;
35
                     Sum(0) \le h_sum(0) xor Cin;
36
                     Sum(15 downto 1)<= h_sum(15 downto 1) xor CarryIn(15 downto 1);
37
38 end behaviour;
39
```

```
1
       library ieee;
       use ieee.std_logic_1164.all;
 2
 3
       use ieee.std_logic_arith.all;
 4
       use ieee.std_logic_unsigned.all;
 5
 6
                  entity MDMux is
 7
                  port ( ReadIn: in std_logic;
 8
                  BusMuxOut: in std_logic_vector(31 downto 0);
 9
                  Mdatain: in std_logic_vector(31 downto 0);
 10
                  MDMuxOut: out std_logic_vector(31 downto 0)
 11
                  );
 12
                  end MDMux;
13
14
15
                   architecture behavior of MDMux is
16
                   begin
17
                   process (ReadIn,BusMuxOut,Mdatain)
18
                   begin
19
                   if (ReadIn='1') then
20
                   MDMuxOut <= Mdatain;
21
                   else
22
                   MDMuxOut <= BusMuxOut;
23
                   end if;
24
                   end process;
                   end architecture
25
```

```
1 library ieee;
 2 use ieee.std_logic_1164.all;
 3
 4 entity reg64 is
 5 port( clr:
 in std_logic;
    clk: in
 std_logic; 7
    ren: in
 std_logic; 8
    rin: in
 std_logic_ve
 ctor(63
 downto 0); 9
    rh,rlow:
 out
 std_logic_ve
 ctor(31
 downto 0)
10
                );
11
                end entity reg64;
12
13
                     architecture behavior of reg64 is
14
                     begin
15
                     process (clk,clr, rin, ren)
16
                     begin
                     if (clr = '1') then
17
18
                     rh \le x"00000000";
19
                     rlow \le x"000000000";
20
                     elsif (clk='1') then
21
                     if ren = '1' then
22
                     rh <= rin(63 downto 32);
23
                     rlow <= rin(31 downto 0);
24
                     end if;
25
                     end if;
26
27
            end process;
            end behaviour.
28
```

Code for a datapath (reg.vhd)

```
1. library ieee;
  2
         use ieee.std_logic_1164.all;
  3
         use ieee.std_logic_unsigned.all;
4 library work;
5
  6
         ENTITY testbench IS
  7
         END testbench;
8
 9
             ARCHITECTURE testbench arch OF testbench IS
 10
             --initialization and declaration of inputs
 11
             signal ren0_tb:
                                   std_logic;
 12
             signal ren1_tb:
                                   std_logic;
 13
             signal ren2_tb:
                                   std_logic;
 14
             signal ren3 tb:
                                   std logic;
 15
             signal ren4_tb:
                                   std_logic;
 16
             signal ren5_tb:
                                   std_logic;
 17
             signal ren6_tb:
                                   std_logic;
 18
             signal ren7_tb:
                                   std_logic;
 19
             signal ren8_tb:
                                   std_logic;
 20
             signal ren9_tb:
                                   std_logic;
 21
             signal renA_tb:
                                   std_logic;
 22
             signal renB_tb:
                                   std_logic;
 23
             signal renC_tb:
                                   std_logic;
 24
             signal renD_tb:
                                   std_logic;
 25
             signal renE_tb:
                                   std_logic;
 26
             signal renF_tb: std_logic; 27 signal clr_tb : std_logic;
 28
         signal clk_tb : std_logic;
 29
         signal R0out_tb : std_logic;
 30
         signal R1out_tb : std_logic;
 31
         signal R2out_tb : std_logic;
 32
         signal R3out_tb : std_logic;
 33
         signal R4out_tb : std_logic;
 34
         signal R5out_tb : std_logic;
 35
         signal R6out_tb : std_logic;
 36
         signal R7out_tb : std_logic;
 37
         signal R8out_tb : std_logic;
 38
         signal R9out_tb : std_logic;
 39
         signal R10out_tb :std_logic;
 40
         signal R11out_tb :std_logic;
 41
         signal R12out_tb :std_logic;
 42
         signal R13out_tb :std_logic;
 43
         signal R14out_tb :std_logic;
 44
         signal R15out_tb :std_logic;
 45
         signal Zhighout_tb: std_logic; 46 signal Zlowout_tb :std_logic;
 47
         signal InPortout_tb: std_logic;
```

```
48
        signal HIin_tb
                         :std_logic;
 49
        signal PCin_tb
                         :std_logic;
 50
        signal LOin tb
                        :std_logic;
 51
        signal Empty_tb : STD_LOGIC_VECTOR(31 DOWNTO 0);
 52
        signal readin_tb :std_logic;
 53
        signal MDRin_tb: std_logic;
 54
        signal Mdatain_tb:STD_LOGIC_VECTOR(31 DOWNTO 0);
 55
        signal HIoutEn_tb :std_logic;
        signal LOoutEn_tb :std_logic;
 56
 57
        signal PCoutEn_tb :std_logic;
 58
        signal MDRoutEn_tb: std_logic;
 59
        signal CoutEn_tb :std_logic; 60 signal reny_tb :std_logic;
 61
        signal operation_tb: STD_LOGIC_VECTOR(3 DOWNTO 0);
 62
        signal renz tb
                         std logic;
 63
        signal rout2_tb
                         :std_logic_vector(31 downto 0);
 64
        signal rout3_tb
                         :std_logic_vector(31 downto 0);
 65
        signal rout4_tb
                         :std_logic_vector(31 downto 0);
 66
        signal rout5 tb
                         :std logic vector(31 downto 0);
 67
        signal rout6_tb
                         :std_logic_vector(31 downto 0);
 68
        signal rout7_tb
                         :std_logic_vector(31 downto 0);
 69
        signal rout8_tb
                         :std logic vector(31 downto 0);
 70
        signal rout9 tb
                         :std_logic_vector(31 downto 0);
 71
        signal routa_tb
                         :std_logic_vector(31 downto 0);
 72
        signal routb_tb
                         :std_logic_vector(31 downto 0);
 73
        signal route tb
                         :std_logic_vector(31 downto 0);
 74
                         :std_logic_vector(31 downto 0);
        signal routd_tb
 75
        signal route_tb
                         :std_logic_vector(31 downto 0);
 76
        signal routf_tb
                         :std_logic_vector(31 downto 0);
 77
        signal rout0_tb
                         :std_logic_vector(31 downto 0);
 78
        signal rout1 tb
                         :std logic vector(31 downto 0); 79 signal busmuxout tb:std logic vector(31 downto 0); 80
        signal PCout_tb
                         :std_logic_vector(31 downto 0);
 81
        signal Zhigh_tb
                        :std_logic_vector(31 downto 0);
 82
        signal LOout_tb :std_logic_vector(31 downto 0);
 83
        signal HIout_tb :std_logic_vector(31 downto 0);
 84
        signal MDRout_tb :std_logic_vector(31 downto 0);
 85
        signal routy tb: STD LOGIC VECTOR(31 DOWNTO 0);
 86
        signal Zlow_tb :std_logic_vector(31 downto 0);
 87
 88
 89
        TYPE State IS(default, Reg_load1, Reg_load2, Reg_load3, T0, T1, T2, T3, T4,
 90
        SIGNAL Present state: State := default; 91
 92 component ELEC374
93
                PORT
94
                (
95
                 ren0
                                 IN STD_LOGIC;
96
                                 IN STD LOGIC;
                 ren1
```

```
97
                            IN STD_LOGIC;
              ren2
98
                            IN STD_LOGIC;
              ren3
                     :
99
                            IN STD LOGIC:
              ren4
                     :
100
              ren5
                            IN STD_LOGIC;
101
                            IN STD LOGIC;
              ren6
                     :
102
              ren7
                            IN STD_LOGIC;
103
                            IN STD_LOGIC;
              ren8
104
              ren9
                            IN STD_LOGIC;
105
                            IN STD_LOGIC;
              renA
106
              renB
                            IN STD_LOGIC;
107
                     :
                            IN STD_LOGIC;
              renC
108
              renD
                            IN STD LOGIC;
109
              renE
                     :
                            IN STD_LOGIC;
110
              renF: IN STD LOGIC;
111
              clr: IN STD LOGIC;
112
              clk: IN STD LOGIC;
              R0out: IN STD LOGIC;
113
114
              R1out:
                            IN STD_LOGIC;
                            IN STD LOGIC:
115
              R2out
116
              R3out
                            IN STD_LOGIC;
                            IN STD LOGIC;
117
              R4out
118
              R5out
                            IN STD_LOGIC;
119
              R6out
                            IN STD_LOGIC;
120
              R7out
                            IN STD LOGIC;
121
              R8out
                            IN STD_LOGIC;
122
              R9out:
                            IN STD_LOGIC;
123
              R10out:
                            IN STD_LOGIC;
124
              R11out:
                            IN STD_LOGIC;
125
              R12out:
                            IN STD_LOGIC;
                            IN STD_LOGIC;
126
              R13out:
127
              R14out:
                            IN STD_LOGIC;
128
              R15out: IN STD_LOGIC; 129 Zhighout: IN STD_LOGIC; 130 Zlowout: IN STD_LOGIC;
131
              InPortout
                                   IN STD_LOGIC;
132
                            IN STD_LOGIC;
              HIin
133
              PCin
                            IN STD LOGIC:
134
              LOin
135
                            IN STD_LOGIC;
136
              Empty:
                            IN STD LOGIC VECTOR(31 DOWNTO 0);
137
              ReadIn: IN STD LOGIC;
138
              MDRin:
                            IN STD_LOGIC;
139
              Mdatain:
                            IN STD_LOGIC_VECTOR(31 DOWNTO 0);
140
              HIoutEn:
                            IN STD LOGIC;
141
              LOoutEn
                                   IN STD_LOGIC;
142
              PCoutEn: IN STD_LOGIC; 143 MDRoutEn: IN STD_LOGIC; 144 CoutEn: IN STD_LOGIC;
145
                            IN STD_LOGIC;
              reny
                            IN STD_LOGIC_VECTOR(3 DOWNTO 0);
146
              operation:
```

```
147
                           IN STD_LOGIC;
              renz
148
                           INOUT STD_LOGIC_VECTOR(31 DOWNTO 0);
              rout2
                    :
149
              rout3
                           INOUT STD_LOGIC_VECTOR(31 DOWNTO 0);
150
             rout4
                           INOUT STD_LOGIC_VECTOR(31 DOWNTO 0);
                           INOUT STD LOGIC VECTOR(31 DOWNTO 0);
151
              rout5
152
              rout6
                           INOUT STD_LOGIC_VECTOR(31 DOWNTO 0);
153
                           INOUT STD_LOGIC_VECTOR(31 DOWNTO 0);
             rout7
154
              rout8
                           INOUT STD_LOGIC_VECTOR(31 DOWNTO 0);
155
              rout9
                           INOUT STD_LOGIC_VECTOR(31 DOWNTO 0);
                           INOUT STD_LOGIC_VECTOR(31 DOWNTO 0);
156
             routa
                           INOUT STD_LOGIC_VECTOR(31 DOWNTO 0);
157
              routb
                    :
158
              routc
                           INOUT STD_LOGIC_VECTOR(31 DOWNTO 0);
159
                           INOUT STD_LOGIC_VECTOR(31 DOWNTO 0);
             routd
160
                           INOUT STD_LOGIC_VECTOR(31 DOWNTO 0);
              route
                    :
                           INOUT STD_LOGIC_VECTOR(31 DOWNTO 0);
161
              routf
162
             rout0
                           INOUT STD_LOGIC_VECTOR(31 DOWNTO 0);
                           INOUT STD_LOGIC_VECTOR(31 DOWNTO 0);
163
              rout1
                                  INOUT STD_LOGIC_VECTOR(31 DOWNTO 0);
164
              busmuxout
                           INOUT STD_LOGIC_VECTOR(31 DOWNTO 0);
165
              PCout:
166
             Zhigh
                           INOUT STD_LOGIC_VECTOR(31 DOWNTO 0);
                           INOUT STD_LOGIC_VECTOR(31 DOWNTO 0);
167
             Zlow
168
             LOout:
                           INOUT STD_LOGIC_VECTOR(31 DOWNTO 0);
                           INOUT STD_LOGIC_VECTOR(31 DOWNTO 0);
169
             HIout
170
              MDRout
                                  INOUT STD_LOGIC_VECTOR(31 DOWNTO 0);
171
                    : INOUT STD LOGIC VECTOR(31 DOWNTO 0)
             routy
172
173
174
          end component ELEC374;
175
176 BEGIN
177
178 DUT: ELEC374 PORT MAP(
179 ren0
                  =>ren0_tb,
180 ren1
                  =>ren1_tb,
181 ren2
                  =>ren2 tb,
182 ren3
                  =>ren3_tb,
183 ren4
                   =>ren4_tb,
184 ren5
                  =>ren5_tb,
185 ren6
                   =>ren6 tb,
186 ren7
                  =>ren7_tb,
187 ren8
                  =>ren8_tb,
188 ren9
                  =>ren9_tb,
189 renA
                  =>renA tb,
190 renB
                  =>renB tb,
191 renC
                  =>renC_tb,
192 renD
                  =>renD tb,
193 renE
                  =>renE_tb,
194 renF
                  =>renF tb,
```

```
195 clr
                     =>clr_tb,
196 clk
                     =>clk_tb,
197 R0out
                     =>R0out tb,
198 R1out
                     =>R1out_tb,
199 R2out
                     =>R2out_tb,
200 R3out
                     =>R3out_tb,
201 R4out
                     =>R4out_tb,
202 R5out
                     =>R5out_tb,
                     =>R6out_tb,
203 R6out
204 R7out
                     =>R7out tb,
205 R8out
                     =>R8out_tb,
206 R9out
                     =>R9out_tb,
207 R10out
                     =>R10out_tb,
208 R11out
                     =>R11out_tb,
209 R12out
                     =>R12out_tb,
210 R13out
                     =>R13out_tb,
211 R14out
                     =>R14out tb,
212 R15out
                     =>R15out_tb,
213
        Zhighout => Zhighout_tb,
214
        Zlowout => Zlowout_tb,
215
       InPortout
                       =>InPortout_tb,
216 HIin
                   =>HIin_tb,
217 PCin
                   =>PCin_tb,
218 LOin
                   =>LOin tb,
219 Empty
                   =>Empty_tb,
220 ReadIn
                       =>readin_tb,
221 MDRin
                   =>MDRin tb,
222 Mdatain
                           =>Mdatain_tb,
223 HIoutEn
                           =>HIoutEn_tb,
224 LOoutEn
                          =>LOoutEn_tb,
225 PCoutEn
                           =>PCoutEn_tb,
226
       MDRoutEn => MDRoutEn_tb,
227
        CoutEn =>CoutEn tb,
228
       reny
               =>reny_tb,
229
       operation
                       =>operation_tb,
230 renz
                   =>renz tb,
231 rout2
                   =>rout2_tb,
232 rout3
                   =>rout3_tb,
233 rout4
                   =>rout4_tb,
234 rout5
                   =>rout5 tb,
235 rout6
                   =>rout6_tb,
236 rout7
                   =>rout7_tb,
237 rout8
                   =>rout8_tb,
238 rout9
                   =>rout9_tb,
239 routa
                   =>routa_tb,
240 routb
                   =>routb_tb,
241 routc
                   =>routc tb,
242 routd
                   =>routd_tb,
243 route
                   =>route_tb,
244 routf
                   =>routf_tb,
245 rout0
                   =>rout0_tb,
```

```
246 rout1
                     =>rout1_tb,
247
        busmuxout
                         =>busmuxout_tb,
248
        PCout =>PCout_tb,
249 Zhigh
                     =>Zhigh tb,
250 Zlow
                     =>Zlow_tb,
251 LOout
                     =>LOout_tb,
252 HIout
                     =>HIout tb,
253 MDRout
                            =>MDRout_tb,
254
             routy => routy_tb
255
             );
256
257
                     clk_process: process
258
                     begin
259
                     clk_tb<='0','1' after 10 ns;
260
                         wait for 20 ns;
261 end process clk_process;
262
263 process (clk_tb)
264
265 begin
266
                     if (clk_tb'event and clk_tb ='1') then
                     case Present_state is
267
                     when Default =>
268
269
                     Present_state<=Reg_load1;</pre>
270
                         when reg_load1 =>
271
        present_state<=Reg_load2;</pre>
272
        when reg load2 =>
273
                              present_state<=Reg_load3;</pre>
274
                              when reg_load3 =>
275
                              present_state<=T0;</pre>
276
                                  when T0 =>
277
        present_state<=T1;</pre>
278
        when T1 =>
279
        present_state<=T2;</pre>
280
        when T2 \Rightarrow
281
        present_state<=T3;
282
        when T3 =>
283
        present_state<=T4;</pre>
284
        when T4 =>
285
                                  present_state<=T5;</pre>
286
        when others =>
287
        end case;
288
        end if; 289 end process;
290
291 Process(present_state)
292 begin
293 CASE present_state IS 294 WHEN
default =>
295
                              PCin_tb<='0'; Zlowout_tb<='0'; mdroutEn_tb<='0';
                              R1Out_tb<='0';R2Out_tb<='0';R3Out_tb<='0';
296
```

```
297
                               PCin_tb <= '0'; MDRin_tb <= '0';
298
                               ren1_tb<='0'; readin_tb<='0';
299
                               clr_tb <= '1', '0' after 4 ns;
300
                               renz_tb <= '0';
301
                               ren0_tb <= '0';
302
                               ren1_tb <= '0';
303
                               ren2_tb <= '0';
304
                               ren3_tb <= '0';
                               ren4_tb <= '0';
305
306
                               ren5_tb <= '0';
307
                               ren6_tb <= '0';
308
                               ren7_tb <= '0';
                               ren8_tb <= '0';
309
310
                               ren9_tb <= '0';
311
                               renA_tb <= '0';
                               renB_tb <= '0';
312
313
                               renC_tb <= '0';
314
                               renD_tb <= '0';
315
                               renE_tb <= '0';
316
                               renF_tb <= '0';
317
                               R0out_tb <= '0';
318
                               R1out_tb \le 0';
319
                               R2out_tb <= '0';
320
                               R3out_tb <= '0';
                               R4out_tb <= '0';
321
322
                               R5out_tb <= '0';
323
                               R6out_tb <= '0';
324
                               R7out_tb <= '0';
325
                               R8out_tb <= '0';
326
                               R9out_tb <= '0';
327
                               R10out_tb <= '0';
                               R11out_tb <= '0';
328
329
                               R12out_tb <= '0';
330
                               R13out_tb <= '0';
331
                               R14out_tb <= '0';
332
                               R15out_tb <= '0';
333
                               Zhighout_tb <= '0';
334
                               InPortout_tb <= '0';
335
                               HIin_tb <= '0';
336
337
                               Loin_tb <='0';
338
                               HIoutEn_tb <= '0';
339
                               LOoutEn_tb \le 0';
340
                               PcoutEn_tb <= '0';
341
                               CoutEn tb<='0'; 342
                                                              reny_tb <= '0';
343
                               operation_tb <= "0000";
```

```
344
                              Mdatain_tb<=x"00000012";
345
346
                              --routy tb \le x''000000000'';
347
                              empty_tb \leq x"000000000";
348
                              operation_tb<="0000";
349
350
351
352
                              when reg_load1 =>
353
                              mdatain tb<= x"00006666";
                              readin_tb<='1','0' after 10 ns;
354
355
                              mdrin_tb<='1','0'after 10 ns;
356
                              mdroutEn_tb<='1', '0' after 10 ns;
357
358
                                       ren1_tb<='1', '0' after 10 ns;
359
                              when reg_load2 =>
360
361
                              mdatain_tb \le x"00000015";
362
                              readin_tb<='1','0' after 10 ns;
363
                              mdrin_tb<='1','0'after 10 ns;
364
                              mdroutEn tb<='1', '0' after 10 ns;
365
366
                                       ren2_tb<='1', '0' after 10 ns;
367
368
369
                              when reg_load3 =>
                              mdatain tb \le x"00000002";
370
                              readin_tb<='1','0' after 10 ns;
371
372
                              mdrin_tb<='1','0'after 10 ns;
373
                              mdroutEn_tb<='1', '0' after 10 ns;
                              ren3_tb<='1', '0' after 10 ns;
374
375
376
                              when T0 =>
377
                              PCoutEn_tb<='1', '0' after 10 ns;
378
                              renz_tb<='1', '0' after 10 ns;
379
380
                              when T1 =>
381
                              Zlowout_tb<='1', '0' after 10 ns; PCin_tb<='1', '0' after 10 ns;
382
383
                              readin_tb<='1', '0' after 10 ns; MDRin_tb<='1', '0' after 10 ns;
384
                              --Mdatain tb<=x"294c0000";
385
386
                           when T2 =>
387
                                      MDRoutEn tb<='1', '0' after 10 ns;
388
389
                              when T3 =>
390
391
392
                              r2out_tb<='1', '0' after 10 ns;
```

```
393
                               reny_tb<='1', '0' after 10 ns; --readin_tb<='1', '0' after 10 ns
         ;MDRin_tb<='1', '0' after 10 ns;
394
                               when T4 =>
                               r3out\_tb \le '1', '0' after 10 ns; renz\_tb \le '1', '0' after 10 ns;
395
396
                               operation_tb<="0100";
397
                               when T5 =>
398
                               zlowout_tb<='1', '0' after 10 ns; ren1_tb<='1', '0' after 10 ns;
         --operation_tb<="1111"; renz_tb<='0';
399
                               when others =>
400
401 end case;
402 end process;
```