```
1
     library ieee;
     use ieee.std logic 1164.all;
     use ieee.numeric std.all;
 3
 4
 5
    entity alu is
 6
     port (
 7
                : in std logic;
          clk
8
                : in std logic vector (3 downto 0);
9
               : in std logic vector (31 downto 0);
10
               : in std logic vector (31 downto 0);
11
                : out std logic vector (63 downto 0)
12
     );
13
     end entity;
14
15
     architecture behavioral of alu is
16
17
        component bmul32
18
           port( a : in    std logic vector(31 downto 0);    -- multiplier
                 b : in std_logic_vector(31 downto 0); -- multiplicand
19
20
                 p : out std logic vector (63 downto 0) -- product
21
           );
22
        end component bmul32;
23
24
        component CLAdder
25
           port(Xin: in std logic vector(15 downto 0);
26
            Yin: in std logic vector (15 downto 0);
27
            Cin: in std logic;
28
            Sum: out std logic vector (15 downto 0);
29
            Cout: out std logic
30
            );
31
        end component CLAdder;
32
33
        component divider
34
           PORT
35
                      : IN STD LOGIC VECTOR (31 DOWNTO 0);
36
              denom
37
              numer : IN STD LOGIC VECTOR (31 DOWNTO 0);
38
              quotient : OUT STD LOGIC VECTOR (31 DOWNTO 0);
39
              remain
                          : OUT STD LOGIC VECTOR (31 DOWNTO 0)
40
           );
41
           end component divider;
42
43
44
45
        type op type is (op and, op add, op sub, op nop, op mul, op div, op or, op shr, op shl,
     op ror, op rol, op neg, op not);
46
47
        signal enum op : op type;
48
        signal c in: std logic :='0';
49
        signal c outH: std logic;
50
        signal c outL: std logic;
51
        signal a minus b : std logic vector (32 downto 0);
52
        signal a plus b : std logic vector (32 downto 0);
53
        signal a_mul_b : std_logic_vector(63 downto 0);
54
        signal a_div_b : std_logic_vector(63 downto 0);
55
        signal a shr b : std logic vector (31 downto 0);
56
        signal a shl b : std logic vector (31 downto 0);
57
        signal a ror b : std logic vector(31 downto 0);
58
        signal a rol b : std logic vector (31 downto 0);
59
        signal reg
                          : std logic vector (32 downto 0);
                          : std logic vector (63 downto 0);
60
        signal reg64
        signal quotient : std logic vector (31 downto 0);
61
```

Date: March 05, 2017 ALU.vhd Project: ELEC374 signal remainder : std logic vector (31 downto 0); 62 63 64 begin 65 66 CLAhigh: CLAdder port map (a(15 downto 0), 67 b (15 downto 0), 68 c in, 69 a plus b(15 downto 0), 70 c outL 71); 72 73 CLAlow: CLAdder port map (a(31 downto 16), 74 b (31 downto 16), 75 c outL, a_plus_b(31 downto 16), 76 77 c outH 78); 79 a plus $b(32) \le c$ outH; 80 booth: bmul32 port map (a, 81 82 a mul b 83); 84 85 div32: divider port map (b, 86 87 quotient, 88 remainder 89); 90 91 a minus b <= std logic vector(signed(a(a'high) & a) - signed(b(b'high) & b)); 92 93 a div b <= remainder & quotient;</pre> 94 a shr b <= to stdlogicvector(to bitvector(a) srl to integer(unsigned(b)));</pre> 95 a shl b <= to stdlogicvector(to bitvector(a) sll to integer(unsigned(b)));</pre> 96 a ror b <= to stdlogicvector(to bitvector(a) ror to integer(unsigned(b)));</pre> 97 <= to stdlogicvector(to bitvector(a) rol to integer(unsigned(b)));</pre> a rol b 98 process (op,a,b,clk) 99 begin 100 case op is when "0000" => enum_op <= op_and;</pre> 101 when "0001" => enum op <= op add;</pre> 102 103 when "0010" => enum op <= op sub; when "0011" => enum_op <= op_mul;</pre> 104 105 when "0100" => enum op <= op div; 106 when "0101" => enum op <= op or;</pre> 107 when "0110" \Rightarrow enum op \iff op shr; when "0111" => enum op <= op shl; 108 when "1000" => enum op <= op ror;</pre> 109 110 when "1001" => enum op <= op rol; 111 when "1010" => enum_op <= op_neg;</pre> when "1011" => enum op <= op not;</pre> 112 113 when others => enum op <= op nop; 114 end case;

process (clk,a,b,op,a plus b,a minus b,a mul b,a div b,a shl b,a shr b,a rol b,a ror b)

115

116 117

118

119 120

121

122

123

end process;

if clk='1' then

when op add

when op sub

when op and

case enum op is

begin

=> reg64 <= (63 downto a plus b'length => '0')& a plus b;

=> reg64 <= (63 downto a minus b'length => '0') & a minus b;

143 end architecture;

```
when op_mul => reg64 <= (63 downto a_mul_b'length => '0') & a_mul_b;
124
                                                                     when op_div
when op_div
when op_or
when op_shr
when op_shr
when op_shr
when op_ror
wh
125
126
127
128
129
130
131
                          (a)) + 1);
132
                                                                                                                                                            => reg64 <= (63 downto 32 => '0') & (not(To X01(a)));
                                                                         when op not
133
134
                                                                       when op nop
135
                                                                                reg(<mark>32</mark>) <= '0';
136
                                                                      end case;
137
                                                         end if;
138
                                     end process;
139
                                      process(a_plus_b,a_minus_b,a_mul_b,a_div_b,a_shr_b,reg64)
140
                                                         begin
141
                                                                           y <= reg64;
142
                                       end process;
```