



		т		т		т		т	т		т		т		т		т	т
/testbench/rout8_t	tb (0			1														
/testbench/rout9_t	tb (0																	
/testbench/routa_t	tb (0																	
/testbench/routb_t	tb (0							-										
/testbench/routc_t	tb (0	-				-			+									
/testbench/routd_t	tb (0					-			+									
/testbench/route_t	tb (0			$\pm$					+				-					
/testbench/routf_t	tb (0								+				-					
/testbench/rout0_t	tb (0					-			+									
/testbench/rout1_t	tb (0	26214				-			-				-			(5		
/testbench/busmuxout_t	tb (0	26214 0	(21	0	(4	0			-	<b>\</b> 4	0	21	0	4	0	(5	0	
/testbench/PCout_t	tb (0					-			-									
/testbench/LOout_t	tb (0					-			-									
/testbench/HIout_t	tb (0					-			-									
/testbench/MDRout_t	tb (0	26214	(21		(4	-		(4	-				-					
/testbench/routy_t	tb (0								+			21	-					
/testbench/Zhigh_t	tb (0					-			-				-	1				
/testbench/Zlow_t	tb (0					-			-				-	(5				
/testbench/Present_stat		Reg_load1	Reg_loa	ad2	Reg_load	d3	(T0	) <sub>T1</sub>	-	T2		T3	-	T4		(T5		
	0 ps		1 1 1	50	0000 ps	i ı	1 1	100	0000 ps	1 1	i	1 1	150	           		1		200000