```
1
    library ieee;
   use ieee.std logic 1164.all;
3
4
   entity reg is
5 port(clr: in std logic;
         clk: in std logic;
7
         ren: in std logic;
8
          rin: in std logic vector (31 downto 0);
9
          rout: out std logic vector (31 downto 0)
10
          );
11 end entity reg;
12
13 architecture behavior of reg is
14 begin
15
   process (clk,clr,ren,rin)
16
      begin
17
         if (clr= '1') then
18
            rout <= x"00000000";
19
         elsif (clk='1') then
20
           if ren = '1' then
21
              rout <= rin;
22
            end if;
23
         end if;
    end process;
24
25 END behavior;
```