Date: March 05, 2017 ELEC374.vhd Project: ELEC374

```
-- Copyright (C) 1991-2013 Altera Corporation
 1
    -- Your use of Altera Corporation's design tools, logic functions
    -- and other software and tools, and its AMPP partner logic
    -- functions, and any output files from any of the foregoing
5
    -- (including device programming or simulation files), and any
    -- associated documentation or information are expressly subject
7
    -- to the terms and conditions of the Altera Program License
8
    -- Subscription Agreement, Altera MegaCore Function License
9
    -- Agreement, or other applicable license agreement, including,
    -- without limitation, that your use is for the sole purpose of
10
    -- programming logic devices manufactured by Altera and sold by
11
12
    -- Altera or its authorized distributors. Please refer to the
13
    -- applicable agreement for further details.
14
15
     -- PROGRAM
                   "Quartus II 64-Bit"
                  "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"
16
    -- VERSION
17
    -- CREATED
                  "Sat Mar 04 15:01:59 2017"
18
19
    LIBRARY ieee;
20
    USE ieee.std logic 1164.all;
21
22
   LIBRARY work;
23
24 ENTITY ELEC374 IS
25
      PORT
26
       (
27
          ren0 : IN STD LOGIC;
28
          ren1 : IN STD LOGIC;
          ren2 : IN STD LOGIC;
29
          ren3 : IN STD LOGIC;
30
31
         ren4 : IN STD LOGIC;
32
         ren5 : IN STD LOGIC;
         ren6 : IN STD LOGIC;
33
         ren7 : IN STD LOGIC;
34
35
         ren8 : IN STD LOGIC;
         ren9 : IN STD LOGIC;
36
          renA : IN STD_LOGIC;
37
38
         renB : IN STD LOGIC;
39
         renC : IN STD LOGIC;
40
         renD : IN STD LOGIC;
         renE : IN STD LOGIC;
41
42
         renF : IN STD LOGIC;
         clr : IN STD LOGIC;
43
         clk : IN STD LOGIC;
44
45
         R0out : IN STD LOGIC;
46
         R1out : IN STD LOGIC;
47
         R2out : IN STD LOGIC;
          R3out : IN STD LOGIC;
48
49
         R4out : IN STD LOGIC;
50
         R5out : IN STD LOGIC;
          R6out : IN STD LOGIC;
51
52
          R7out: IN STD LOGIC;
53
         R8out : IN STD LOGIC;
54
         R9out : IN STD LOGIC;
55
          R10out: IN STD LOGIC;
         R11out : IN STD LOGIC;
56
57
         R12out: IN STD LOGIC;
         R13out : IN STD LOGIC;
58
          R14out: IN STD LOGIC;
59
60
         R15out: IN STD LOGIC;
61
         Zhighout: IN STD LOGIC;
          Zlowout : IN STD LOGIC;
62
```

63

```
HIin : IN STD LOGIC;
           PCin : IN STD LOGIC;
 65
           LOin : IN STD LOGIC;
 66
           MDRin : IN STD LOGIC;
 67
 68
           HIOUTEN: IN STD LOGIC;
           LOoutEn : IN STD LOGIC;
 69
 70
           PCoutEn : IN STD LOGIC;
 71
           MDRoutEn : IN STD LOGIC;
 72
           CoutEn : IN STD LOGIC;
 73
           reny : IN STD LOGIC;
 74
           renz : IN STD LOGIC;
 75
           ReadIn : IN STD LOGIC;
 76
           busmuxout : INOUT STD LOGIC VECTOR (31 DOWNTO 0);
           Empty : IN STD LOGIC VECTOR (31 DOWNTO 0);
 77
 78
           HIOUT: INOUT STD LOGIC VECTOR (31 DOWNTO 0);
 79
           LOout: INOUT STD LOGIC VECTOR (31 DOWNTO 0);
           Mdatain : IN STD LOGIC VECTOR (31 DOWNTO 0);
 80
           MDRout : INOUT STD_LOGIC_VECTOR (31 DOWNTO 0);
 81
          operation : IN STD LOGIC VECTOR (3 DOWNTO 0);
 82
           PCout: INOUT STD LOGIC VECTOR (31 DOWNTO 0);
 83
           rout0 : INOUT STD LOGIC VECTOR (31 DOWNTO 0);
 84
 85
           rout1 : INOUT STD LOGIC VECTOR (31 DOWNTO 0);
 86
          rout2: INOUT STD LOGIC VECTOR (31 DOWNTO 0);
 87
          rout3 : INOUT STD LOGIC VECTOR (31 DOWNTO 0);
           rout4 : INOUT STD_LOGIC_VECTOR (31 DOWNTO 0);
 88
 89
          rout5 : INOUT STD LOGIC VECTOR (31 DOWNTO 0);
          rout6 : INOUT STD LOGIC VECTOR (31 DOWNTO 0);
 90
          rout7 : INOUT STD LOGIC VECTOR (31 DOWNTO 0);
 91
 92
          rout8 : INOUT STD LOGIC VECTOR (31 DOWNTO 0);
 93
          rout9: INOUT STD LOGIC VECTOR (31 DOWNTO 0);
          routa : INOUT STD LOGIC VECTOR (31 DOWNTO 0);
 94
           routb : INOUT STD_LOGIC_VECTOR (31 DOWNTO 0);
 95
 96
          routc : INOUT STD LOGIC VECTOR (31 DOWNTO 0);
 97
          routd: INOUT STD LOGIC VECTOR (31 DOWNTO 0);
           route: INOUT STD LOGIC VECTOR (31 DOWNTO 0);
 98
           routf : INOUT STD LOGIC VECTOR (31 DOWNTO 0);
 99
100
           routy: INOUT STD LOGIC VECTOR (31 DOWNTO 0);
101
           Zhigh: INOUT STD LOGIC VECTOR (31 DOWNTO 0);
102
           Zlow: INOUT STD LOGIC VECTOR (31 DOWNTO 0)
103
        );
104
    END ELEC374;
105
106
    ARCHITECTURE bdf type OF ELEC374 IS
107
108
    COMPONENT alu
       PORT (clk : IN STD LOGIC;
109
110
            a : IN STD LOGIC VECTOR (31 DOWNTO 0);
111
            b: IN STD LOGIC VECTOR (31 DOWNTO 0);
            op : IN STD LOGIC VECTOR (3 DOWNTO 0);
113
            y: OUT STD LOGIC VECTOR (63 DOWNTO 0)
114
        );
115
    END COMPONENT;
116
117
    COMPONENT reg
118
        PORT (clr : IN STD LOGIC;
119
           clk : IN STD LOGIC;
           ren : IN STD LOGIC;
120
121
            rin : IN STD LOGIC VECTOR (31 DOWNTO 0);
122
            rout : OUT STD LOGIC VECTOR (31 DOWNTO 0)
123
        );
124
    END COMPONENT;
```

InPortout : IN STD LOGIC;

125

```
126
    COMPONENT good mux
127
       PORT (data0x : IN STD LOGIC VECTOR (31 DOWNTO 0);
128
             data10x : IN STD LOGIC VECTOR (31 DOWNTO 0);
129
             data11x : IN STD LOGIC VECTOR (31 DOWNTO 0);
            data12x : IN STD LOGIC VECTOR (31 DOWNTO 0);
            data13x : IN STD LOGIC VECTOR (31 DOWNTO 0);
131
132
           data14x : IN STD LOGIC VECTOR (31 DOWNTO 0);
133
           data15x : IN STD LOGIC VECTOR (31 DOWNTO 0);
134
           data16x : IN STD LOGIC VECTOR (31 DOWNTO 0);
135
            data17x : IN STD LOGIC VECTOR (31 DOWNTO 0);
136
           data18x : IN STD LOGIC VECTOR (31 DOWNTO 0);
137
           data19x : IN STD LOGIC VECTOR (31 DOWNTO 0);
138
           data1x : IN STD LOGIC VECTOR (31 DOWNTO 0);
           data20x : IN STD LOGIC VECTOR (31 DOWNTO 0);
139
140
           data21x : IN STD LOGIC VECTOR (31 DOWNTO 0);
           data22x : IN STD LOGIC VECTOR (31 DOWNTO 0);
           data23x : IN STD LOGIC VECTOR (31 DOWNTO 0);
142
           data24x : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
143
           data25x : IN STD LOGIC VECTOR (31 DOWNTO 0);
144
           data2x : IN STD LOGIC VECTOR (31 DOWNTO 0);
145
            data3x : IN STD LOGIC VECTOR (31 DOWNTO 0);
146
147
           data4x : IN STD LOGIC VECTOR (31 DOWNTO 0);
148
           data5x : IN STD LOGIC VECTOR (31 DOWNTO 0);
           data6x : IN STD LOGIC VECTOR (31 DOWNTO 0);
149
150
           data7x : IN STD LOGIC VECTOR (31 DOWNTO 0);
151
           data8x : IN STD LOGIC VECTOR (31 DOWNTO 0);
            data9x : IN STD LOGIC VECTOR (31 DOWNTO 0);
153
             sel : IN STD LOGIC VECTOR (4 DOWNTO 0);
154
             result : OUT STD LOGIC VECTOR (31 DOWNTO 0)
155
         );
156
    END COMPONENT;
157
158
    COMPONENT encoder32to5
159
        PORT (R0out : IN STD LOGIC;
           Rlout : IN STD LOGIC;
160
161
            R2out : IN STD LOGIC;
162
           R3out : IN STD LOGIC;
           R4out : IN STD LOGIC;
164
           R5out : IN STD LOGIC;
165
           R6out : IN STD LOGIC;
166
           R7out : IN STD LOGIC;
           R8out : IN STD LOGIC;
167
           R9out : IN STD LOGIC;
168
169
           R10out : IN STD LOGIC;
170
           R11out : IN STD LOGIC;
171
           R12out : IN STD LOGIC;
172
           R13out : IN STD LOGIC;
173
           R14out : IN STD LOGIC;
174
           R15out : IN STD LOGIC;
           HIout : IN STD LOGIC;
175
           LOout : IN STD LOGIC;
176
177
           Zhighout : IN STD LOGIC;
178
           Zlowout : IN STD LOGIC;
179
           PCout : IN STD LOGIC;
180
           MDRout : IN STD LOGIC;
181
            InPortout : IN STD LOGIC;
             Cout : IN STD LOGIC;
182
183
             Sin : OUT STD LOGIC VECTOR (4 DOWNTO 0)
184
         );
185
      END COMPONENT;
186
```

Date: March 05, 2017 ELEC374.vhd Project: ELEC374 187 COMPONENT mdmux 188 PORT (ReadIn : IN STD LOGIC; BusMuxOut : IN STD LOGIC VECTOR (31 DOWNTO 0); 189 Mdatain : IN STD LOGIC VECTOR (31 DOWNTO 0); 190 MDMuxOut : OUT STD LOGIC VECTOR (31 DOWNTO 0) 191); 193 END COMPONENT; 194 195 COMPONENT reg64 PORT (clr : IN STD LOGIC; 197 clk : IN STD LOGIC; 198 ren : IN STD LOGIC; 199 rin : IN STD LOGIC VECTOR (63 DOWNTO 0); 200 rh : OUT STD LOGIC VECTOR (31 DOWNTO 0); 201 rlow: OUT STD LOGIC VECTOR (31 DOWNTO 0) 202); 203 END COMPONENT; 204 SIGNAL Cout : STD_LOGIC_VECTOR (31 DOWNTO 0); 205 206 SIGNAL InPortout0 : STD LOGIC; 207 SIGNAL InPortout1: STD LOGIC; 208 SIGNAL InPortout10: STD_LOGIC; 209 SIGNAL InPortout11: STD_LOGIC; 210 SIGNAL InPortout12: STD LOGIC; 211 SIGNAL InPortout13: STD_LOGIC; 212 SIGNAL InPortout14: STD_LOGIC; 213 SIGNAL InPortout15 : STD LOGIC; 214 SIGNAL InPortout16 : STD_LOGIC; 215 SIGNAL InPortout17: STD_LOGIC; 216 SIGNAL InPortout18: STD_LOGIC; 217 SIGNAL InPortout19: STD LOGIC; 218 SIGNAL InPortout2 : STD_LOGIC; 219 SIGNAL InPortout20: STD_LOGIC; 220 SIGNAL InPortout21: STD_LOGIC; 221 SIGNAL InPortout22: STD LOGIC; 222 SIGNAL InPortout23: STD_LOGIC; 223 SIGNAL InPortout24: STD_LOGIC; 224 SIGNAL InPortout25: STD_LOGIC; 225 SIGNAL InPortout26 : STD LOGIC; 226 SIGNAL InPortout27: STD_LOGIC; 227 SIGNAL InPortout28: STD_LOGIC; 228 SIGNAL InPortout29: STD LOGIC; 229 SIGNAL InPortout3: STD_LOGIC; 230 SIGNAL InPortout30: STD_LOGIC; 231 SIGNAL InPortout31: STD_LOGIC; 232 SIGNAL InPortout4: STD LOGIC; 233 SIGNAL InPortout5: STD_LOGIC; 234 SIGNAL InPortout6: STD_LOGIC; 235 SIGNAL InPortout7: STD LOGIC; 236 SIGNAL InPortout8: STD LOGIC; 237 SIGNAL InPortout9: STD_LOGIC;
238 SIGNAL SYNTHESIZED_WIRE_0: STD_LOGIC_VECTOR (4 DOWNTO 0); 239 SIGNAL SYNTHESIZED WIRE 1 : STD LOGIC VECTOR (31 DOWNTO 0); 240 SIGNAL SYNTHESIZED WIRE 2 : STD LOGIC VECTOR (63 DOWNTO 0); 241 242 SIGNAL GDFX TEMP SIGNAL 0 : STD LOGIC VECTOR (31 DOWNTO 0); 243 244 BEGIN 245 246 GDFX TEMP SIGNAL 0 <= (InPortout31 & InPortout30 & InPortout29 & InPortout28 & InPortout27 \(\bar{2} \) & InPortout26 & InPortout25 & InPortout24 & InPortout23 & InPortout22 & InPortout21 & \(\bar{\gamma} \)

InPortout20 & InPortout19 & InPortout18 & InPortout17 & InPortout16 & InPortout15 & 2

InPortout14 & InPortout13 & InPortout12 & InPortout11 & InPortout10 & InPortout9 & 7 InPortout8 & InPortout7 & InPortout6 & InPortout5 & InPortout4 & InPortout3 & InPortout2 & 7 InPortout1 & InPortout0); 247 248 249 b2v ALU : alu 250 PORT MAP(clk => clk, 251 a => routy, 252 b => busmuxout, 253 op => operation, 254 y => SYNTHESIZED WIRE 2); 255 256 257 b2v H : reg PORT MAP(clr => clr, 258 259 clk => clk, 260 ren => HIin, 261 rin => busmuxout, 262 rout => HIout); 263 264 265 b2v inst : good mux 266 PORT MAP (data0x => Empty, 267 data10x => rout9,268 data11x => routa, 269 data12x => routb, data13x => routc,270 271 data14x => routddata15x => route,272 273 data16x => routfdata17x => HIout, 274 data18x => LOout, 275 276 data19x => Zhigh,data1x => rout0, 277 data20x => Zlow,278 279 data21x => PCout, 280 data22x => MDRout,281 data23x => GDFX TEMP SIGNAL 0, 282 data24x => Cout,283 data25x => Empty,284 data2x => rout1,285 data3x => rout2,286 data4x => rout3,287 data5x => rout4,288 data6x => rout5,289 data7x => rout6,290 data8x => rout7,291 data9x => rout8,292 sel => SYNTHESIZED WIRE 0, 293 result => busmuxout); 294 295 296 b2v inst1 : encoder32to5 297 PORT MAP (R0out => R0out, 298 R1out => R1out, 299 R2out => R2out, 300 R3out => R3out,301 R4out => R4out, 302 R5out => R5out, 303 R6out => R6out, 304 R7out => R7out,

Project: ELEC374

305

R8out => R8out,

R9out => R9out,

306

```
307
           R10out => R10out,
308
           R11out => R11out,
309
           R12out => R12out,
310
           R13out => R13out,
311
           R14out => R14out,
           R15out => R15out,
312
313
           HIout => HIoutEn,
           LOout => LOoutEn,
314
           Zhighout => Zhighout,
315
316
           Zlowout => Zlowout,
317
           PCout => PCoutEn,
318
           MDRout => MDRoutEn,
319
           InPortout => InPortout,
320
            Cout => CoutEn,
321
            Sin => SYNTHESIZED WIRE 0);
322
323
324
    b2v inst2 : mdmux
325 PORT MAP (ReadIn => ReadIn,
            BusMuxOut => busmuxout,
326
327
            Mdatain => Mdatain,
328
            MDMuxOut => SYNTHESIZED WIRE 1);
329
330
331
    b2v LO : reg
332 PORT MAP(clr => clr,
333
           clk => clk,
           ren => LOin,
334
335
           rin => busmuxout,
336
           rout => LOout);
337
338
339
    b2v MDR : reg
340 PORT MAP(clr => clr,
341
           clk => clk,
342
            ren => MDRin,
           rin => SYNTHESIZED WIRE 1,
343
344
           rout => MDRout);
345
346
347
    b2v PC : reg
348 PORT MAP(clr => clr,
349
            clk => clk,
350
           ren => PCin,
351
           rin => busmuxout,
352
           rout => PCout);
353
354
355
    b2v R0 : reg
    PORT MAP(clr => clr,
356
357
           clk => clk,
           ren => ren0,
358
359
           rin => busmuxout,
360
            rout => rout0);
361
362
363
    b2v R1 : reg
364
    PORT MAP(clr => clr,
            clk => clk,
365
366
            ren => ren1,
367
            rin => busmuxout,
```

```
368
            rout => rout1);
369
370
371
     b2v R2 : reg
372 PORT MAP(clr => clr,
373
           clk => clk,
374
            ren => ren2,
375
            rin => busmuxout,
376
            rout => rout2);
377
378
379
    b2v R3 : reg
380
    PORT MAP(clr => clr,
381
            clk => clk,
            ren => ren3,
382
383
           rin => busmuxout,
384
            rout => rout3);
385
386
387
    b2v R4 : reg
    PORT MAP(clr => clr,
388
389
            clk => clk,
            ren => ren4,
390
391
           rin => busmuxout,
392
            rout => rout4);
393
394
395
    b2v R5 : reg
    PORT MAP(clr => clr,
396
397
            clk => clk,
398
            ren \Rightarrow ren5,
399
            rin => busmuxout,
400
            rout => rout5);
401
402
403
    b2v R6 : reg
    PORT MAP(clr => clr,
404
405
           clk => clk,
406
           ren => ren6,
407
            rin => busmuxout,
408
            rout => rout6);
409
410
411
    b2v R7 : reg
412 PORT MAP(clr => clr,
413
            clk => clk,
414
            ren => ren7,
415
            rin => busmuxout,
416
            rout => rout7);
417
418
419
    b2v R8 : reg
420 PORT MAP(clr => clr,
421
            clk => clk,
422
            ren => ren8,
            rin => busmuxout,
423
424
            rout => rout8);
425
426
427
    b2v R9 : reg
428
    PORT MAP(clr => clr,
429
             clk => clk,
```

ren => ren9,

430

Project: ELEC374

```
431
           rin => busmuxout,
432
           rout => rout9);
433
434
435
    b2v Ra : reg
436 PORT MAP(clr => clr,
437
           clk => clk,
           ren => renA,
438
439
           rin => busmuxout,
440
            rout => routa);
441
442
443
    b2v Rb : reg
444
    PORT MAP(clr => clr,
445
           clk => clk,
446
           ren => renB,
           rin => busmuxout,
447
448
            rout => routb);
449
450
451
    b2v Rc : reg
    PORT MAP(clr => clr,
452
453
           clk => clk,
454
           ren => renC,
455
           rin => busmuxout,
456
           rout => routc);
457
458
459
    b2v Rd : reg
460 PORT MAP(clr => clr,
461
           clk => clk,
462
            ren => renD,
463
           rin => busmuxout,
464
           rout => routd);
465
466
467
    b2v Re : reg
468
    PORT MAP(clr => clr,
469
           clk => clk,
470
           ren => renE,
471
           rin => busmuxout,
472
           rout => route);
473
474
475
    b2v regz : reg64
476 PORT MAP(clr => clr,
            clk => clk,
477
478
           ren => renz,
479
           rin => SYNTHESIZED WIRE 2,
           rh => Zhigh,
480
481
            rlow => Zlow);
482
483
484
    b2v Rf : reg
    PORT MAP(clr => clr,
485
486
           clk => clk,
487
           ren => renF,
488
           rin => busmuxout,
489
           rout => routf);
490
491
```