```
Date: March 05, 2017
       library ieee;
    1
      use ieee.std logic 1164.all;
   3 use ieee.std logic unsigned.all;
       library work;
   5
      ENTITY testbench IS
   7
      END testbench;
   8
   9 ARCHITECTURE testbench arch OF testbench IS
       --initialization and declaration of inputs
  10
  11 signal ren0_tb: std_logic;
  12 signal ren1_tb: std_logic;
  13 signal ren2 tb: std logic;
  14 signal ren3 tb: std logic;
  15 signal ren4_tb: std_logic;
  16 signal ren5 tb: std logic;
  17 signal ren6 tb: std logic;
  18 signal ren7_tb: std_logic;
19 signal ren8_tb: std_logic;
  20 signal ren9 tb: std logic;
  21 signal renA tb: std logic;
  22 signal renB_tb: std_logic;
  23 signal renC_tb: std_logic;
  24 signal renD tb: std logic;
  25    signal renE_tb: std_logic;
26    signal renF_tb: std_logic;
  27 signal clr tb : std logic;
  28 signal clk tb : std logic;
  29    signal ROout_tb : std_logic;
30    signal Rlout_tb : std_logic;
  31 signal R2out tb : std logic;
  32 signal R3out tb : std logic;
  33  signal R4out_tb : std_logic;
34  signal R5out_tb : std_logic;
  35 signal R6out tb : std logic;
  36 signal R7out tb : std logic;
  37 signal R8out_tb : std_logic;
  38 signal R9out_tb : std_logic;
  39 signal R10out tb :std logic;
  40 signal R11out tb :std logic;
  41 signal R12out tb :std logic;
  42 signal R13out tb :std logic;
  43 signal R14out tb :std logic;
  44 signal R15out tb :std logic;
  45 signal Zhighout tb: std logic;
  46 signal Zlowout tb :std logic;
  47 signal InPortout tb: std logic;
  48 signal HIin_tb :std_logic;
49 signal PCin_tb :std_logic;
50 signal LOin_tb :std_logic;
  51 signal Empty tb : STD LOGIC VECTOR (31 DOWNTO 0);
  52 signal readin_tb :std_logic;
  53 signal MDRin tb : std logic;
  54 signal Mdatain tb :STD LOGIC VECTOR (31 DOWNTO 0);
  55    signal HIoutEn tb :std logic;
  56 signal LOoutEn tb :std logic;
  57
      signal PCoutEn tb :std logic;
  58 signal MDRoutEn tb: std logic;
  59
      signal CoutEn_tb :std_logic;
  60 signal reny tb :std logic;
  61 signal operation tb: STD LOGIC VECTOR (3 DOWNTO 0);
  62
       signal renz tb :std logic;
```

```
signal rout2_tb :std_logic_vector(31 downto 0);
  63
     signal rout3_tb
signal rout4_tb
signal rout4_tb
signal rout5_tb
signal rout6_tb
signal rout7_tb
signal rout8_tb
signal rout9_tb
signal rout9_tb
signal rout0_tb
signal rout1_tb
signal busmuxout tb
std_logic_vector(31 downto 0);
signal rout0_tb
signal rout0_tb
signal rout1_tb
signal busmuxout tb
std_logic_vector(31 downto 0);
        signal rout3 tb
                                     :std logic vector (31 downto 0);
  65 signal rout4 tb
  66
  67
  68
  69
 70
 71 signal routa tb
 72
 73
 74
 75
 76 signal routf tb
 77
 78
 79
        signal busmuxout tb :std logic vector (31 downto 0);
                                 :std_logic_vector(31 downto 0);
        signal PCout tb
 80
                                   :std_logic_vector(31 downto 0);
 81
        signal Zhigh tb
 82
        signal LOout tb
                                     :std logic vector (31 downto 0);
        signal HIout_tb :std_logic_vector(31 downto 0);
 83
         signal MDRout tb :std logic vector(31 downto 0);
 84
  85
        signal routy tb : STD LOGIC VECTOR (31 DOWNTO 0);
  86
         signal Zlow tb :std logic vector(31 downto 0);
 87
  88
  89
        TYPE State IS(default, Reg load1, Reg load2, Reg load3, T0, T1, T2, T3, T4, T5);
        SIGNAL Present state: State := default;
  91
  92
        component ELEC374
  93
                 PORT
  94
  95
                 ren0 : IN STD LOGIC;
                 ren1 : IN STD_LOGIC;
ren2 : IN STD_LOGIC;
ren3 : IN STD_LOGIC;
  96
  97
                 ren3
 98
                            : IN STD LOGIC;
                 ren4
 99
100
                ren5
                            : IN STD LOGIC;
101
                ren6
                             : IN STD LOGIC;
102
                ren7
                             : IN STD LOGIC;
               ren8 : IN STD_LOGIC;
ren9 : IN STD_LOGIC;
renA : IN STD_LOGIC;
renB : IN STD_LOGIC;
renC : IN STD_LOGIC;
103
104
105
106
107
108
               renD
                            : IN STD LOGIC;
                renE
                             : IN STD LOGIC;
109
                            : IN STD LOGIC;
                renF
110
               clr : IN STD_LOGIC;
clk : IN STD_LOGIC;
R0out : IN STD_LOGIC;
R1out : IN STD_LOGIC;
111
112
113
114
115
               R2out : IN STD LOGIC;
116
               R3out : IN STD LOGIC;
               R4out : IN STD_LOGIC;
R5out : IN STD_LOGIC;
117
118
               R6out : IN STD LOGIC;
119
               R7out : IN STD LOGIC;
120
               R8out : IN STD_LOGIC;
121
               R9out : IN STD LOGIC;
122
123
               R10out
                               : IN STD LOGIC;
124
                R11out : IN STD LOGIC;
```

Date: March 05, 2017

```
125
             R12out : IN STD_LOGIC;
126
            R13out
                          : IN STD LOGIC;
127
            R14out
                         : IN STD LOGIC;
            R15out : IN STD_LOGIC;
Zhighout : IN STD_LOGIC;
Zlowout : IN STD_LOGIC;
128
129
            InPortout : IN STD LOGIC;
131
           HIin : IN STD LOGIC;
132
133
            PCin
                      : IN STD LOGIC;
134
            LOin : IN STD_LOGIC;
Empty : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
135
136
            ReadIn : IN STD LOGIC;
137
138
            MDRin : IN STD LOGIC;
           Mdatain : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
139
140
           HIoutEn
                          : IN STD LOGIC;
141
            LOoutEn
                         : IN STD LOGIC;
           PCoutEn : IN STD_LOGIC;
MDRoutEn : IN STD_LOGIC;
CoutEn : IN STD_LOGIC;
142
143
144
            reny : IN STD LOGIC;
145
            operation: IN STD LOGIC VECTOR (3 DOWNTO 0);
146
147
            renz : IN STD_LOGIC;
148
            rout2
                       : INOUT STD LOGIC VECTOR (31 DOWNTO 0);
            rout3 : INOUT STD LOGIC VECTOR (31 DOWNTO 0);
149
           rout4 : INOUT STD_LOGIC_VECTOR (31 DOWNTO 0);
rout5 : INOUT STD_LOGIC_VECTOR (31 DOWNTO 0);
rout6 : INOUT STD_LOGIC_VECTOR (31 DOWNTO 0);
rout7 : INOUT STD_LOGIC_VECTOR (31 DOWNTO 0);
rout8 : INOUT STD_LOGIC_VECTOR (31 DOWNTO 0);
150
151
152
153
154
155
            rout9 : INOUT STD LOGIC VECTOR (31 DOWNTO 0);
            routa : INOUT STD LOGIC VECTOR (31 DOWNTO 0);
156
            routb : INOUT STD_LOGIC_VECTOR(31 DOWNTO 0);
routc : INOUT STD_LOGIC_VECTOR(31 DOWNTO 0);
157
158
            routd : INOUT STD LOGIC VECTOR (31 DOWNTO 0);
159
           route : INOUT STD_LOGIC_VECTOR (31 DOWNTO 0);
routf : INOUT STD_LOGIC_VECTOR (31 DOWNTO 0);
rout0 : INOUT STD_LOGIC_VECTOR (31 DOWNTO 0);
rout1 : INOUT STD_LOGIC_VECTOR (31 DOWNTO 0);
160
161
162
163
           busmuxout
164
                            : INOUT STD LOGIC VECTOR (31 DOWNTO 0);
            PCout : INOUT STD_LOGIC_VECTOR (31 DOWNTO 0);
165
            Zhigh : INOUT STD LOGIC VECTOR (31 DOWNTO 0);
166
            Zlow : INOUT STD LOGIC VECTOR (31 DOWNTO 0);
167
            LOout : INOUT STD_LOGIC_VECTOR (31 DOWNTO 0);
HIOUT : INOUT STD_LOGIC_VECTOR (31 DOWNTO 0);
168
169
            MDRout : INOUT STD LOGIC VECTOR (31 DOWNTO 0);
170
             routy : INOUT STD LOGIC VECTOR (31 DOWNTO 0)
171
172
173
         );
174
       end component ELEC374;
175
176
       BEGIN
177
178
     DUT: ELEC374 PORT MAP(
179
     ren0 =>ren0 tb,
                =>ren1_tb,
=>ren2 tb,
180 ren1
181 ren2
182 ren3
                  =>ren3 tb,
                  =>ren4 tb,
183
     ren4
184 ren5
                  =>ren5 tb,
185 ren6
                   =>ren6 tb,
                   =>ren7 tb,
186 ren7
```

ren8 =>ren8\_tb,

187

```
188 ren9
                          =>ren9 tb,
189 renA
                          =>renA tb,
                        =>renA_tb,

=>renB_tb,

=>renC_tb,

=>renE_tb,

=>renF_tb,

=>clr_tb,

=>clk_tb,
190 renB
191 renC
192 renD
193 renE
194 renF
195 clr
196 clk
213 Zhighout =>Zhighout tb,
214 Zlowout =>Zlowout tb,
215 InPortout =>InPortout tb,
216 HIin =>HIin_tb,
                     =>PCin tb,
217 PCin
218 LOin =>LOin_tb,
219 Empty =>Empty_tb,
220 ReadIn =>readin_tb,
221 MDRin =>MDRin tb,
222 Mdatain =>Mdatain_tb,
223 HIoutEn =>HIoutEn_tb,
224 LOoutEn =>LOoutEn_tb,
225 PCoutEn =>PCoutEn_tb,
226 MDRoutEn =>MDRoutEn tb,
227 CoutEn =>CoutEn tb,
228 reny =>reny tb,
229 operation =>operation tb,
230 renz =>renz_tb,
231 rout2 =>rout2_tb,
232 rout3 =>rout3 tb,
232 routs =>routs_tb,
233 rout4 =>rout4_tb,
234 rout5 =>rout5_tb,
235 rout6 =>rout6_tb,
236 rout7 =>rout7_tb,
237 rout8 =>rout8_tb,
238 rout9 =>rout9_tb,
239 routa =>routa_tb,
240 routb =>routb_tb
240 routb =>routa_tb,
241 routc =>routb_tb,
242 routd =>routd_tb,
243 route =>routd_tb,
244 routf =>route_tb,
245 rout0 =>routf_tb,
246 rout1 =>rout1_tb,
247 harmonian =>rout1_tb,
248 rout1 =>rout1_tb,
249 rout1 =>rout1_tb,
240 rout1 =>rout1_tb,
240 rout1 =>rout1_tb,
247 busmuxout =>busmuxout tb,
 248 PCout =>PCout tb,
```

249

```
=>Zhigh_tb,
      Zhigh
250
    Zlow => Zlow tb,
251 LOout =>LOout tb,
    HIout =>HIout_tb,
252
253 MDRout =>MDRout tb,
254 routy => routy tb
255
         );
256
257
     clk process : process
258
         begin
259
                clk tb<='0','1' after 10 ns;
260
                wait for 20 ns;
261
      end process clk process;
262
263
      process (clk tb)
264
265
     begin
266
         if (clk tb'event and clk tb ='1') then
267
             case Present state is
268
                when Default =>
269
                     Present state <= Reg load1;</pre>
270
                when reg load1 =>
271
                     present state<=Reg load2;</pre>
272
                when reg load2 =>
273
                     present state <= Reg load3;</pre>
274
                when reg load3 =>
275
                     present state<=T0;</pre>
276
                when TO =>
277
                      present state<=T1;</pre>
278
                when T1 =>
279
                     present state<=T2;</pre>
280
                when T2 \Rightarrow
281
                     present state<=T3;</pre>
282
                when T3 \Rightarrow
283
                     present state<=T4;</pre>
284
                when T4 \Rightarrow
285
                     present state<=T5;</pre>
286
                when others =>
287
            end case;
288
        end if;
289
     end process;
290
291
     Process (present state)
292
      begin
293
             CASE present_state IS
294
                   WHEN default =>
295
                      PCin tb<='0'; Zlowout tb<='0'; mdroutEn tb<='0';
296
                      R1Out tb<='0';R2Out tb<='0';R3Out tb<='0';
297
                      PCin tb <= '0'; MDRin tb <= '0';</pre>
298
                      ren1 tb<='0'; readin tb<='0';
                      clr tb <= '1', '0' after 4 ns;
299
300
                      renz tb <= '0';
301
                      ren0 tb <= '0';
302
                      ren1 tb <= '0';
303
                      ren2 tb <= '0';
304
                      ren3 tb <= '0';
305
                     ren4 tb <= '0';
306
                      ren5 tb <= '0';
307
                      ren6 tb <= '0';
                      ren7 tb <= '0';
308
309
                      ren8 tb <= '0';
                      ren9 tb <= '0';
310
```

311

```
renB tb <= '0';
312
                      renC tb <= '0';
313
314
                      renD tb <= '0';
                      renE tb <= '0';
315
                      renF tb <= '0';
316
                      R0out tb <= '0';
317
                      R1out tb <= '0';
318
319
                      R2out tb <= '0';
                      R3out tb <= '0';
320
321
                      R4out tb <= '0';
322
                      R5out tb <= '0';
323
                      R6out tb <= '0';
324
                      R7out tb <= '0';
325
                      R8out tb <= '0';
326
                      R9out tb <= '0';
327
                      R10out tb <= '0';
                      R11out tb <= '0';
328
                      R12out_tb <= '0';
329
330
                      R13out tb <= '0';
331
                      R14out tb <= '0';
                      R15out tb <= '0';
332
333
                      Zhighout tb <= '0';</pre>
334
                      InPortout tb <= '0';</pre>
                      HIin tb <= '0';
335
336
337
                      Loin tb <='0';
338
                      HIoutEn tb <= '0';</pre>
339
                      LOoutEn tb <= '0';
340
                      PcoutEn tb <= '0';</pre>
341
                      CoutEn tb<='0';
                      reny tb <= '0';
342
                      operation tb <= "0000";
343
344
                      Mdatain tb<=x"00000012";
345
                      --routy tb <= x"00000000";
346
347
                      empty tb <= x"00000000";
348
                      operation tb <= "0000";
349
350
351
352
                   when reg load1 =>
                      mdatain tb<= x"00006666";
353
354
                      readin tb<='1','0' after 10 ns;</pre>
355
                      mdrin tb<='1','0'after 10 ns;
356
                      mdroutEn tb<='1', '0' after 10 ns ;</pre>
357
358
                      ren1 tb<='1', '0' after 10 ns;
359
                   when reg load2 =>
360
                      mdatain tb <= x"00000015";
361
                      readin tb<='1','0' after 10 ns;</pre>
362
                      mdrin tb<='1','0'after 10 ns;
363
364
                      mdroutEn tb <= '1', '0' after 10 ns ;</pre>
365
366
                      ren2 tb<='1', '0' after 10 ns ;
367
368
369
                   when reg load3 =>
                      mdatain tb <= x"00000002";
370
371
                      readin tb<='1','0' after 10 ns;</pre>
                      mdrin tb<='1','0'after 10 ns;</pre>
372
```

```
mdroutEn tb<='1', '0' after 10 ns ;</pre>
373
374
                      ren3 tb<='1', '0' after 10 ns;
375
376
                   when T0 \Rightarrow
                      PCoutEn tb<='1', '0' after 10 ns ;</pre>
377
378
                      renz tb<='1', '0' after 10 ns;
379
380
381
                   when T1 =>
                      Zlowout tb <= '1', '0' after 10 ns; PCin tb <= '1', '0' after 10 ns;
382
                      readin_tb<='1', '0' after 10 ns ; MDRin_tb<='1', '0' after 10 ns ;</pre>
383
                      --Mdatain tb<=x"294c0000";
384
385
386
                   when T2 \Rightarrow
387
                      MDRoutEn tb <= '1', '0' after 10 ns;
388
389
390
                   when T3 =>
391
                      r2out tb<='1', '0' after 10 ns;
392
                      reny tb<='1', '0' after 10 ns; --readin tb<='1', '0' after 10 ns
393
      ;MDRin tb<='1', '0' after 10 ns ;
394
                   when T4 \Rightarrow
395
                      r3out tb<='1', '0' after 10 ns; renz tb<='1', '0' after 10 ns;
396
                      operation tb <= "0100";
                   when T5 \Rightarrow
397
                      zlowout tb<='1', '0' after 10 ns; ren1 tb<='1', '0' after 10 ns;
398
      --operation tb<="1111"; renz tb<='0';
399
                   when others =>
400
401
               end case;
402
            end process;
403
404
405
406
     end architecture testbench arch;
```

407