```
1
     library ieee;
     use ieee.std logic 1164.all;
 3
 4
 5
    entity CLAdder is
       port(Xin: in std logic vector(15 downto 0);
7
            Yin: in std logic vector (15 downto 0);
8
            Cin: in std logic;
9
            Sum: out std logic vector (15 downto 0);
            Cout: out std logic
10
11
12
    end CLAdder;
13
14
     architecture behaviour of CLAdder is
15
16
17
     signal h sum : std logic vector (15 downto 0);
     signal G: std logic vector (15 downto 0);
18
19
     signal P: std logic vector (15 downto 0);
20
     signal CarryIn: std logic vector (15 downto 1);
21
22
     begin
23
       h sum <= Xin xor Yin;
24
        G <= Xin and Yin;
25
       P <= Xin or Yin;
26
27
        process (G,P, CarryIn, h sum, Cin)
28
        begin
29
        CarryIn(1) \leq G(0) or (P(0) and Cin);
30
           inst: for i in 1 to 14 loop
31
              CarryIn(i+1) \le G(i) or (P(i) and CarryIn(i));
32
              end loop;
33
        Cout \leftarrow G(15) or (P(15) and CarryIn(15));
34
        end process;
35
        Sum(0) \le h sum(0) xor Cin;
36
        Sum(15 downto 1) <= h sum(15 downto 1) xor CarryIn(15 downto 1);</pre>
37
38
    end behaviour;
39
```

40