```
1
    library IEEE;
    use IEEE.std logic 1164.all;
3
4
    entity badd32 is
5
     port (a
               : in std logic vector (2 downto 0); -- Booth multiplier
                  : in std logic vector (31 downto 0); -- multiplicand
7
            sum in : in std logic vector(31 downto 0); -- sum input
8
            sum out : out std logic vector(31 downto 0); -- sum output
9
                 : out std logic vector (1 downto 0)); -- 2 bits of product
10
   end entity badd32;
11
    library IEEE;
12
   use IEEE.std logic 1164.all;
13
    14
     port(a : in std logic vector(31 downto 0);
           b : in std_logic_vector(31 downto 0);
15
           cin : in std_logic;
16
17
           sum : out std logic vector (31 downto 0);
18
           cout : out std logic);
19
    end entity add32;
20
   library IEEE;
21
   use IEEE.std logic 1164.all;
22
    23
    port (a : in std logic vector (31 downto 0); -- multiplier
24
            b : in std logic vector (31 downto 0); -- multiplicand
25
            p : out std logic vector (63 downto 0)); -- product
26
    end entity bmul32;
27
    library IEEE;
28
   use IEEE.std logic 1164.all;
    entity fadd is
29
                               -- full adder stage, interface
30
    port(a : in std logic;
31
              : in std logic;
          b
           cin : in std logic;
32
33
           s : out std logic;
34
           cout : out std logic);
35
   end entity fadd;
36
   architecture circuits of badd32 is
37
38
    subtype word is std logic vector (31 downto 0);
39
     signal bb : word;
40
     signal psum
                     : word;
     signal b_bar : word;
signal two_b : word;
41
42
     signal two_b_bar : word;
43
44
     signal cout : std_logic;
signal cin : std_logic;
45
46
     signal topbit : std logic;
     signal topout : std_logic;
signal nc1 : std_logic;
47
48
49
   begin -- circuits of badd32
50
     b bar <= not b;</pre>
51
      two b \leq b(30 downto 0) & '0';
52
      two b bar <= not two b;
53
                                         -- 5-input mux
      bb <= b when a="001" or a="010"
54
            else two b when a="011"
55
            else two_b_bar when a="100"
56
            else b bar when a="101" or a="110" -- cin=1
57
            else x"00000000";
58
      cin <= '1' when a="100" or a="101" or a="110"
59
             else '0';
60
      topbit \leq b(31) when a="001" or a="010" or a="011"
61
               else b bar(31) when a="100" or a="101" or a="110"
                else '0';
62
```

```
63
 64
        al: entity WORK.add32 port map(sum in, bb, cin, psum, cout);
 65
        a2: entity WORK.fadd port map(sum in (31), topbit, cout, topout, nc1);
 66
 67
        sum out(29 downto 0) <= psum(31 downto 2);</pre>
 68
        sum out(31) <= topout;</pre>
 69
        sum out(30) <= topout;</pre>
 70
        prod <= psum(1 downto 0);</pre>
 71
      end architecture circuits; -- of badd32
 72
 73
      architecture circuits of bmul32 is
 74
        signal zer : std logic vector(31 downto 0) := x"00000000"; -- zeros
 75
        signal mul0: std logic vector(2 downto 0);
 76
        subtype word is std logic vector (31 downto 0);
 77
        type ary is array(0 to 15) of word;
 78
        signal s : ary;
                                               -- temp sums
 79
      begin -- circuits of bmul32
 80
        mul0 <= a(1 downto 0) & '0';</pre>
 81
        a0: entity WORK.badd32 port map(
 82
                    mul0,
                                     b, zer,
                                                s(0), p(1 downto
                                                                    0));
 83
        a1: entity WORK.badd32 port map(
 84
                    a(3 \text{ downto } 1), b, s(0), s(1), p(3 \text{ downto } 1)
 85
        a2: entity WORK.badd32 port map(
 86
                    a(5 downto 3), b, s(1), s(2), p(5 downto
 87
        a3: entity WORK.badd32 port map(
 88
                    a(7 downto 5), b, s(2), s(3), p(7 downto
 89
        a4:
             entity WORK.badd32 port map(
 90
                    a(9 downto 7), b, s(3), s(4), p(9 downto
 91
        a5: entity WORK.badd32 port map(
 92
                    a(11 downto 9), b, s(4), s(5), p(11 downto 10));
 93
        a6:
             entity WORK.badd32 port map(
 94
                    a(13 downto 11), b, s(5), s(6), p(13 downto 12));
 95
        a7:
             entity WORK.badd32 port map(
 96
                    a(15 downto 13), b, s(6), s(7), p(15 downto 14));
 97
             entity WORK.badd32 port map(
 98
                    a(17 downto 15), b, s(7), s(8), p(17 downto 16));
 99
             entity WORK.badd32 port map(
100
                    a(19 downto 17), b, s(8), s(9), p(19 downto 18));
101
        a10: entity WORK.badd32 port map(
102
                    a(21 downto 19), b, s(9), s(10), p(21 downto 20));
103
        a11: entity WORK.badd32 port map(
104
                    a(23 downto 21), b, s(10), s(11), p(23 downto 22));
105
        a12: entity WORK.badd32 port map(
106
                    a(25 downto 23), b, s(11), s(12), p(25 downto 24));
107
        a13: entity WORK.badd32 port map(
108
                    a(27 downto 25), b, s(12), s(13), p(27 downto 26));
109
        a14: entity WORK.badd32 port map(
110
                    a(29 downto 27), b, s(13), s(14), p(29 downto 28));
111
        a15: entity WORK.badd32 port map(
112
                    a(31 downto 29), b, s(14), p(63 downto 32), p(31 downto 30));
113
      end architecture circuits; -- of bmul32
114
115
116
117
      architecture circuits of fadd is
118
119
      begin
120
       s <= a xor b xor cin after 1 ps;
121
        cout <= (a and b) or (a and cin) or (b and cin) after 1 ps;</pre>
122
      end architecture circuits; -- of fadd
123
124
```

```
125
126
127 architecture circuits of add32 is
128
      signal c : std logic vector(0 to 30);
129 begin
      a0: entity WORK.fadd port map(a(0), b(0), cin, sum(0), c(0));
130
131
      stage: for I in 1 to 30 generate
                  as: entity WORK.fadd port map(a(I), b(I), c(I-1), sum(I), c(I));
132
133
             end generate stage;
     a31: entity WORK.fadd port map(a(31), b(31), c(30), sum(31), cout);
134
135 end architecture circuits; -- of add32
```

Date: March 05, 2017

136