Ph: +91-9742390986 narendra.acharya@gmail.com narenma.net

Narendra M Acharya

- ASIC designer and IP architect with close to 20 years of experience in architecture, microarchitecture, design development, performance analysis, low-power design, synthesis, timing closure, emulation and post-silicon bring-up at Nvidia, EdgeQ and Broadcom.
- Architected complex HW sub-systems 5G Modem Digital Front End at EdgeQ, high-performance PCIe controller at Nvidia and 4G Modem data-path at Broadcom, demonstrating expertise in data-path and control design. Experienced in taking SoCs from initial architecture to product readiness in lab and at customers.
- Deep understanding of HW/SW co-design Developed virtualization of GPU with SRIOV and PCIe Gen5 at Nvidia for Hopper, collaborating with GPU architecture team. Did HW/SW partitioning for converged 5G and WiFi modem's AGC scheme, leading to a design patent. Developed RF management SW at EdgeQ which was delivered to customers and ODMs across Taiwan, UK and US.
- Expertise in leading Virtual Platform teams for complex SoCs Developed SystemC VP hands-on for the 5G Modem SoC. Integrated HW accelerators with ARM and RISCV CPU cores.
- Led complex Post-Silicon bring-up Owning chip-set integration of EdgeQ SoC and RFICs from vendors like Analog Devices. Collaborated with product management to define EdgeQ's RF bring-up and validation strategy in lab, ODMs and customers. Worked with SW and board design teams for product design.
- Well-versed in Project Management Led EdgeQ's emulation effort for a complex SoC (100s of million gates), coordinating with ASIC and SW teams for end-to-end modem bring-up on emulator. Worked with leading EDA vendors.
- Managed and mentored teams working on micro-architecture, design, virtual platform and pre/post-silicon validation delivering IP and sub-systems designed from scratch into multiple successful tape-outs.

Work Experience

2020-Current

SENIOR PRINCIPAL ENGINEER IN EDGEQ:

- Currently leading the architecture and development of the **5G NR** modem **Digital Front End** module (DFE) and RFIC interfaces.
 - **End-to-end ownership** of a sub-system, ranging from initial architecture to post-silicon bring-up of the OFDM time-domain processing chain including RFIC.
- Developed **HW accelerators** for sampling rate convertors, filters, mixers connecting to an **AXI4** system bus and **JESD204C** RFIC bus.
- Created **performance model** of the Modem SoC to determine bandwidth and latency requirements for the NoC and chip IOs.
- Worked with **third-party vendors** to integrate Baseband and RFIC into a gNodeB system, leading to a patent (US11558070B1).

- Responsible for specification, bring-up and debug of complex Baseband and RFIC systems developed by ODMs. Hands-on experience in PCB debug.
- **Designed SW** for the DFE and RFIC driver following ORAN P19 specification, delivered to customers and ODMs across Taiwan, US and UK.
- Architect and lead of the **Virtual Platform** for a multi-ISA (ARM, RISCV) gNodeB VP to enable early SW development.
- Led the emulation team and brought up the gNodeB SoC on industry standard emulators. Collaborated with SW team to bring-up Linux and modem SW on the SoC before tapeout.

2013-2019

SENIOR ASIC ENGINEER IN NVIDIA GRAPHICS:

- Architecture lead for **Hopper PCIe 5.0**¹, a grounds-up design which integrated into the GPU memory sub-system and supported **CXL**. Hopper's GH100 is widely deployed in data centers.
- Led the architecture and development of **GPU virtualization**² using **SR-IOV**. Defined and implemented SW driver interface to implement various features of SR-IOV.
- Performed analysis of bandwidth and latency requirements for PCIe 4.0 in Ampere GPU, across HPC, cloud and workstation products.
- Designed the **VirtualLink**³ connection to VR headsets over PCIe in GPU, providing latency guarantees to isochronous USB traffic concurrent with GPU traffic.
- Designed low-power feature called **RTD3** for notebook GPUs. Coordinated across multiple ASIC and SW teams for the implementation of the feature.
- Developed verification methodology and test-bench implementation for validating **Unified Memory**⁴ in **Pascal** GPU.

2005-2012

SENIOR STAFF ENGINEER IN (BECEEM) BROADCOM COMMUNICATIONS:

- Led the design, implementation and verification of a **programmable framer**, **demodulator**, **decoder engine** with HARQ features for an **LTE Rel9** modem sub-system.
- Developed micro-architecture and implemented RTL for synchronization, hand-off and link-adaption HW accelerators which were part of a WiMax SoC.
- Designed and developed the verification stimulus generator and interface BFMs for a WiMax SoC.

Patents

#11,558,070

Fast AGC convergence using high-speed interface between baseband and RFIC

Education

2001-2005

Completed B.E, Telecommunications engineering in APS College of Engineering, Bangalore.

¹ https://developer.nvidia.com/blog/nvidia-hopper-architecture-in-depth/

²https://www.nvidia.com/en-in/technologies/multi-instance-gpu/

³https://en.wikipedia.org/wiki/VirtualLink

⁴https://devblogs.nvidia.com/parallelforall/unified-memory-in-cuda-6/