

# Fault-Tolerant Application Specific Network-on-Chip Topology Design

**Abstract**—Network-on-Chip (NoC) has been introduced to address the communication problems associated with the traditional bus based System-on-Chip (SoC) architectures. NoC can be designed either using regular or irregular architectures. Even though many regular architectures have been proposed in the literature, there is a mismatch between the application requirements and the design. Application specific NoC designs have been proposed to match the requirements of the applications, which are irregular in nature. Due to the heavy integration of the components on the chip, designs that are vulnerable to faults in links can render the chip unusable. This paper first sets the benchmark of minimum possible communication cost and thereafter proposes a greedy algorithm to develop link fault-tolerant application specific topology for the given application core graph which meets that benchmark.

**Index Terms**—link fault tolerance, greedy algorithm, application specific network on chip, topology design

## I. INTRODUCTION

Recent advances in technology have enabled to integrate millions of transistors on a single chip, so much so that multiple components can now be integrated on a single chip, leading to the development of System-on-chip (SoC). Traditional SoC designs used bus for the communication between the components. But this can lead to saturation very fast and is not scalable. Network-on-Chip (NoC) [1] has been introduced to overcome the problems associated with bus based communication. For generic NoC, symmetric topologies like mesh are widely used, but there is a mismatch between the regular topologies and the application requirements. However, for Application Specific NoC (ASNoC), irregular topologies can reduce hardware costs and improve performance. A survey of ASNoC design techniques has been presented in [2]–[4]. They enumerate the advantages of custom topologies over standard ones for ASNoC.

The network components which connect various cores in the NoC are prone to failure and can result in the complete breakdown of the system. Hence, it is essential to design NoC topologies with fault tolerance, which can be attained by adding additional links and routers to the existing topology and create alternate paths between routers and cores. The proposed solution in this paper generates a link fault tolerant topology from the given application specific NoC with minimum communication cost.

## II. RELATED WORK

A fault-tolerant topology generation method has been presented in [3] by proposing a fault-tolerant routing mechanism

for the link-failure. They have used simulated annealing for the mapping process. However, the mapping has been considered after the topology is generated instead of considering the application requirements while synthesising the topology.

A fault-tolerant application-specific NoC architecture has been presented in [6] to tolerate permanent router failures. They have implemented the architecture in VHDL and synthesized in Xilinx ISE. They have proposed spare router and a link-interface in the network by considering 3-dimensional NoC and shown the results in 2-D environment as well. However, they have considered Through-Silicon-Vias (TSVs) in the process. To apply the same techniques to 2-D, the assumptions to be made must be different than that of 3-D, which has not been addressed. The same group has presented a fault-tolerant application-specific NoC design in [7]. However, they have shown the simulation results only on mesh architectures instead of application-specific topology.

Fault-tolerant application-specific NoC design has been implemented in [8] using FPGA. However, the implementation methods have not been given in detail and they have not explored the architectural optimizations while implementing on FPGA.

In [9], they use the generalized binary de Bruijn's (GBDB) graph as a scalable and efficient network topology for an on-chip communication network. The experimental results show that the latency and energy consumption of generalized de Bruijn's graph are much less compared to Mesh and Torus, the two common NoC architectures in the literature. Hence, this paper compares the De Bruijn's topology with the one presented here.

## III. PROBLEM DEFINITION

Input to our approach is an application which gives information such as the number of cores and the communication bandwidth requirement between each pair of cores. Our objective is to create topologies which have:

- 1) cores communicating with each other through at least two distinct paths,
- 2) minimum latency and energy consumption and
- 3) less hardware overheads.

To achieve this, each link must be such that even if it is removed from the topology, the two routers which were connected would still be able to have connection using an alternate path. Thus, even if the link fails, the routers will not get cut off from each other. Also, latency and power consumption are directly proportional to the total communication cost defined in III-B.




Fig. 1. Sample input core flow graph

#### A. Core Flow Graph and Topology Graph

The application information is given with the help of a core flow graph (CFG) as defined in [3]:

A core flow graph (CFG) is a graph  $G(N, E)$  where each vertex  $n_i \in N$  represents a core (i.e., a node) in the application, and each edge  $e_{i,j} \in E$  represents a dependency between two cores  $n_i$  and  $n_j$ . The amount of data transfer between  $n_i$  and  $n_j$  is represented by the weight  $w_{i,j}$  for all  $e_{i,j}$  and is given in bits per second.

A sample CFG is shown in fig. 1. The output is a network of routers or topology where each router is mapped to a core. This can be represented by the topology graph (TG) defined in [3]:

A topology graph (TG) is a connected graph  $T(R, L)$  where  $R$  represents the set of routers and  $L$  represents the set of links connecting the routers.

#### B. Communication cost

In the CFG, for every edge  $e_{i,j}$ , the communication cost  $c_{i,j}$  associated with it is the product of its weight  $w_{i,j}$  and the number of hops from  $r_i$  to  $r_j$  (denoted by  $h_{i,j}$ ). The total communication cost can be defined as a sum of costs  $c_{i,j}$  associated with all the edges. This can be succinctly described in the two following equations:

$$c_{i,j} = h_{i,j} * w_{i,j} \quad (1)$$

$$C = \sum c_{i,j} \quad (\forall e_{i,j} \in E) \quad (2)$$

#### C. Link Fault Tolerance

The primary goal of this paper is to create link fault tolerant topologies. Here, we use the following definition of fault tolerance: The link  $l_{i,j}$  is said to be fault tolerant if the routers  $r_i$  and  $r_j$  have an alternate path for the communication other than the link  $l_{i,j}$ . The link fault tolerance of a topology is defined as the percentage of such links in the topology.

#### D. Degree

The Degree of a router is the number of links connected to it.

#### E. Assumption

In all the following algorithms, we assume that each core  $n_i$  in  $N$  in the CFG is mapped to a single router  $r_i$  in  $R$  in the TG.




Fig. 2. Native Topology

### IV. NATIVE TOPOLOGY

The simplest technique to build a topology  $T(R, L)$  is to replace all nodes with routers and edges with links in the CFG,  $C(N, E)$ . The following algorithm does exactly that:

---

#### Algorithm 1 Native Topology

---

**Input:** CFG  $G(N, E)$

**Output:** TG  $T(R, L)$

- 1: **for all** cores  $n_i \in N$  in  $G(N, E)$  **do**
  - 2:   add  $r_i$  to  $R$  in  $T(R, L)$
  - 3: **end for**
  - 4: **for each** edge  $e_{i,j} \in E$  **do**
  - 5:   create a link  $l_{i,j}$  connecting routers  $r_i$  and  $r_j$  and add it to  $T$  in  $T(R, L)$ .
  - 6: **end for**
  - 7: **return**  $T(R, L)$
- 

Apart from being simple, this topology also has the lowest communication cost theoretically possible, since  $h_{i,j} = 1$  for all edges  $e_{i,j}$ . Hence, this sets a benchmark for the minimum communication cost. Any topology that includes this as a subgraph will have the same communication cost. Hence, this topology is intended to be the basis for the next algorithm discussed in the next sections. When this technique is applied to the input graph in fig. 1, the resultant topology is illustrated in fig. 2.

### V. POOREST NEIGHBOUR ALGORITHM

The native topology has the lowest possible communication cost, as mentioned in section IV. However, it might not be link fault tolerant. To achieve that, we add some more links. But, we still include the entire native topology so as to keep communication cost to the minimum. In the following algorithm, we test whether each link  $l_{i,j}$  in the native topology has an alternate path connecting routers  $r_i$  and  $r_j$  (going in the descending order of the corresponding weights  $w_{i,j}$ ). If not, we connect it to a neighbouring router with the lowest degree (defined in III-D). The rationale behind this algorithm is that the edges with highest weights should have the lowest possible hops in order to reduce the total communication cost and that



TABLE I  
LINK FAULT TOLERANCE

Number of cores	Link fault tolerance		
	Poorest neighbour (without solution)	Poorest neighbour (with solution)	De Bruijn's graph
8	100	100	100
24	100	100	100
30	86.20	100	100
64	100	100	100
64	99.0	100	100
128	100	100	100




Fig. 5. Graph with an isolated pair

#### A. Fail Case: Isolated Pair

Consider a disconnected graph like the one shown in fig. 5. The poorest neighbour algorithm first checks if each link has an alternate path for connecting the two end routers of that link. If yes, then it does nothing. If no, then the algorithm seeks to connect one of the routers with a neighbour of the other router. But in the graph, consider the link connecting routers  $r_7$  and  $r_8$ . None of these routers have another neighbour to connect to. No connection is thus made, and the resulting topology is not fault tolerant.

#### B. Proposed solutions

In this case, the proposed solution is to modify the algorithm to connect the routers to the router (in the rest of the topology) with the lowest degree. Here, the routers  $r_1$  and  $r_6$  are of degree 2. Thus, if we choose router  $r_6$ , the resulting topology would look something like fig. 6.

### VIII. RESULTS

In this section, the comparison is performed for all the topology generation methods. A program in the java language was developed to generate networks and for the implementation of the mentioned algorithms. Every algorithm is evaluated by considering overall communication cost and the required number of links. Table II compares the communication cost of the topologies generated by native, poorest neighbour and De Bruijn's algorithms against the number of cores in the input CFG. It is clear from this comparison that the communication cost of the topology generated by poorest




Fig. 6. proposed solution

neighbour always matches the communication cost of the native topology irrespective of the number of cores contained in the CFG. Hence, poorest neighbour algorithm is highly scalable for fault tolerant topology generation. Also, we can infer that for a given input graph, the communication cost of the topology generated by poorest neighbour is very less compared to the topology generated by De Bruijn's algorithm. Thus, DeBruijn's algorithm is not very scalable in comparison. Table III compares the number of links required for the topologies generated by the poorest neighbour and De Bruijn's algorithms. Lesser the number of links, lower the hardware cost. In this aspect, the vpoorest neighbour algorithm is marginally better than De Bruijn's algorithm.

TABLE II  
COMMUNICATION COST

Number of cores	Communication cost		
	Native	Poorest neighbour	De Bruijn's graph
8	576	576	704
24	131	131	401
30	88	88	364
64	24,608	24,608	423,165
64	6,063	6,063	93,454
128	55,404	55,404	1,777,704
128	11,963	11,963	380,437
128	26,281	26,281	892,604
128	163,837	163,837	5,437,165
128	137,777	137,777	4,667,287

TABLE III  
NUMBER OF LINKS

Number of cores	Communication cost		
	Native	Poorest neighbour	De Bruijn's graph
8	8	9	13
24	21	33	44
30	24	37	56
64	95	108	125
64	59	103	125
128	207	234	253
128	127	211	253
128	180	202	253
128	236	265	253
128	192	229	253

## IX. CONCLUSION

The native topology set the benchmark for communication cost. Both De Bruijn's and poorest neighbour algorithms (with the modifications mentioned in section VII-B) provide 100% link fault tolerance in all the tested scenarios. However, the latter outperforms the former with significantly lower communication cost as well as slightly lower hardware costs.

## REFERENCES

- [1] Benini, L., Micheli, G. D. "Network on chips: a new SoC paradigm," IEEE Computer, Vol. 35, No. 1, pp.70-78, 2002.
- [2] Fathollah Karimi Koupaei, Ahmad Khademzadeh, Majid Janidarmian, "Fault tolerant application specific network-on-chip," Proceedings of the World Congress on Engineering and Computer Science 2011, Vol II, WCECS 2011, October 2011
- [3] Suleyman Tosun, Vahid B. Ajabshir, Ozge Mercanoglu, and Ozcan Ozturk, "Fault tolerant topology generation method for application specific network-on-chips," IEEE Transactions On Computer - Aided Design Of Integrated Circuits And Systems, vol. 34, no. 9, September 2015
- [4] G. Ascia, V. Catania, M. Palesi, "Multi-objective mapping for mesh-based NoC architectures," in: ODES SSS 2004. International Conference in Hardware/ Software Codesign and System Synthesis, 8-10 Sept. 2004, p. 182-187.
- [5] Sharma, Tharesh. "Fault Tolerant Network on chips Topologies." Reliable Networks-On-Chip in the Many Core Era. Universitt Stuttgart - SS09, Stuttgart. July 7, 2009. Seminar Report, p. 14 - 17.
- [6] Hosseinzadeh, F., Bagherzadeh, N., Khademzadeh, A., Janidarmian, M. (2014) "Fault tolerant optimization for application specific network-on-chip architecture," LNEE, Vol. 247, No. 2014, pp. 363-381
- [7] Koupaei, F. K., Khademzadeh, A., Janidarmian, M. (2011) "fault-tolerant application-specific network-on-chip," In Proceedings of the World Congress on Engineering and Computer Science.
- [8] Yesil, S., Tosun S., Ozturk, O. (2016) "FPGA implementation of a fault-tolerant application-specific NoC design," 2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS), Istanbul, pp. 1-6.
- [9] M. Hosseinabady, M. R. Kakoei, J. Mathew and D. K. Pradhan, "Reliable network-on-chip based on generalized de Bruijn graph," 2007 IEEE International High Level Design Validation and Test Workshop, Irvine, CA, 2007, pp. 3-10.