

# Address Translation

How to Support Virtual Memory?

By Matthew Tancreti  
For COM S 352  
Iowa State University

# Address Translation


**Memory virtualization** – processes have abstract view of memory (their address space) but share single physical memory

**Address translation** – translate process address into physical address

To solve the problem of CPU virtualization we used **limited direct execution** – context switch to kernel mode, then returns to user mode

Address translation similar conceptually, but memory accesses happen every instruction, not realistic to trap on every access

Efficient address translation requires additional hardware support – **hardware-based address translation**




Rube Goldberg's "Self Operating Napkin" [\[source\]](#)

*"All problems in computer science can be solved by another level of **indirection**."*

- Butler Lampson

# Memory Relocation Example



# Software-Based Translation Method

The purpose of a **loader** is to load the binary program on disk into the process memory

Some early loaders also had the job of translating all addresses found in instructions from virtual to physical locations

Translation is performed once (**statically**) before the process begins execution

`movl(1000, %eax)`  `movl(4000, %eax)`

Disadvantages: the loader needs to be trusted code (or no memory protection) and relocation after the process starts is costly

# Base and Bounds Translation Method

The **base and bounds** method requires two CPU registers

**base** – points to start of process in physical memory

**bounds** – points to maximum legal address for process

When instruction is executed, all addresses translated by hardware

`physical address = virtual address + base`

If physical address > bounds, access is illegal, trap to kernel

Allows **dynamic relocation** or process memory

# MMU

The hardware responsible is the **Memory Management Unit (MMU)**

It is typically part of the CPU but sits between the core and the address buss

Translates all addresses between CPU and main memory

# Example

Instruction in code:

```
128: mov 1000, %eax
```

1. Program Counter (PC) is incremented to 128
2. CPU begins fetching instruction by reading from address 128
3. MMU translates 128 to 32,896 and memory is read
4. CPU decodes instruction and requests a read from address 1000
5. MMU translates 1000 to 33,768 and memory is read
6. CPU finishes execution of instruction

# Example

OS @ boot (kernel mode)	Hardware	(No Program Yet)
initialize trap table	remember addresses of... system call handler timer handler illegal mem-access handler illegal instruction handler	
start interrupt timer		
initialize process table initialize free list	start timer; interrupt after X ms	

OS @ run (kernel mode)	Hardware	Program (user mode)
To start process A: allocate entry in process table alloc memory for process set base/bound registers <b>return-from-trap</b> (into A)		
	restore registers of A move to <b>user mode</b> jump to A's (initial) PC	<b>Process A runs</b> Fetch instruction
	translate virtual address perform fetch	Execute instruction
	if explicit load/store: ensure address is legal translate virtual address perform load/store	
		(A runs...)
	<b>Timer interrupt</b> move to <b>kernel mode</b> jump to handler	

**Handle timer**  
decide: stop A, run B  
call `switch()` routine  
  save `regs(A)`  
    to `proc-struct(A)`  
    (including base/bounds)  
  restore `regs(B)`  
    from `proc-struct(B)`  
    (including base/bounds)  
**return-from-trap** (into B)


restore registers of B  
move to **user mode**  
jump to B's PC

**Process B runs**  
Execute bad load

Load is out-of-bounds;  
move to **kernel mode**  
jump to trap handler

**Handle the trap**  
decide to kill process B  
deallocate B's memory  
free B's entry  
  in process table





# Exception Handling

Memory access out of bounds results in a trap

OS typically terminates process

# Hardware Requirements

Hardware Requirement	Common Implementation
Privilege mode	Kernel mode
Base and bounds registers	
Translate virtual address	<b>MMU</b> intercepts all addresses between CPU and bus
Privileged instructions to update base and bounds	Write to registers (kernel mode)
Privileged instructions to register exception handlers	Write to interrupt vector table (kernel mode)
Ability to raise exceptions	<b>Trap</b> when read out of bounds