

# Design of Oversampled ADC Integrators

## EE240B Project Milestone

Emily Naviasky  
Department of EECS, UC Berkeley  
enaviasky@berkeley.edu

Nathaniel Mailoa  
Department of EECS, UC Berkeley  
nmailoa@berkeley.edu

### I. INTRODUCTION

We will propose a design for two integrator stages in an oversampled ADC. The design is driven by some specifications that include input-referred electronic noise, settling time as well as settling accuracy. We have chosen to use the same integrator architecture for both stages but tune the component values for each stage. Section II describes the motivation behind this tuning and Section III provides the choice of architecture and the variables to fulfill the requirements while Section IV provides an early design for the amplifier stages.

### II. SYSTEM MODELING

To see how our integrators take part in the overall Oversampled ADC architecture, we will first model our integrators with a simple gain and integrator in the  $z$ -domain. To model the circuit more accurately, we added two noise sources, one in the input and one at the output. We first assume that the noise in the circuit is white from thermal noise; if the  $1/f$  noise dominates we can modify our circuit to mitigate the issue.

Fig. 1 shows the system model of our integrator stage. The input noise source  $N_{i1}$  for integrator  $i$  is caused by the sampling phase  $\Phi_1$  of the integrator. Since this sampled noise gets integrated over time, we model it as an addition to the signal at the input. On top of this, we model the noise associated by the amplifying phase  $\Phi_2$  by an addition with  $N_{i2}$  at the output of the integrator.




Fig. 1. Integrator model for stage  $i$

Using this model, we can derive the input-referred noise contribution for each of the noise sources. The whole system can be modeled as Fig. 2. Here, the second integrator gain is  $A$ . We have also modeled the quantizer and DAC as quantization noise  $Q$ .

From the system model, we can derive how each input affects the output.

$$Y \left( 1 + \frac{A}{z-1} + \frac{A/2}{(z-1)^2} \right) = N_{22} + Q + \frac{A}{z-1}(N_{21} + N_{12}) + \frac{A/2}{(z-1)^2}(N_{11} + X) \quad (1)$$

The contribution of each input as seen in the output  $Y$  can then be calculated.

$$\begin{aligned} \frac{Y_X}{X} &= \frac{Y_{N11}}{N_{11}} = \frac{A/2}{(z-1)^2 + A(z-1) + A/2} \\ \frac{Y_{N21}}{N_{21}} &= \frac{Y_{N12}}{N_{12}} = \frac{A(z-1)}{(z-1)^2 + A(z-1) + A/2} \\ \frac{Y_{N22}}{N_{22}} &= \frac{Y_Q}{Q} = \frac{(z-1)^2}{(z-1)^2 + A(z-1) + A/2} \end{aligned}$$

If we divide each expression with the signal transfer function, we get the input-referred contribution of each noise source.

$$\begin{aligned} N_{11} &: 1 \\ N_{12} &= N_{21} : 2(z-1) \\ N_{22} &: \frac{(z-1)^2}{A/2} \end{aligned}$$




Fig. 3. Input-referred noise contributions

Fig. 3 shows the bode plot of these transfer functions in the signal frequencies. As expected, the second integrating stage noise is suppressed more than the first stage and the  $\Phi_2$  noise is suppressed more than the  $\Phi_1$  noise due to the integrating function of the circuit. When we budget the noise of the circuits, we should take these into account. The first integrator needs to be carefully designed to have a much lower noise compared to the second integrator.

To divide the noise budget, we use a first-order approximation. The  $N_{12}$  and  $N_{21}$  input-referred transfer function has a highest point at around  $-30$ dB, so the integrated noise power

of these noise sources compared to that of  $N_{11}$  is at the worst case  $10^{30/10} = 1000$  times smaller. Similarly, the noise power contribution of  $N_{22}$  is  $10^6$  times smaller than that of  $N_{11}$ .

The second-stage gain  $A$  has negligible effects on the input-referred noise contribution, but the larger the gain the smaller the effect of  $N_{22}$  and  $Q$ . In practice this parameter is limited by the signal swing of the circuit.

### III. DESIGN

For this project the important specifications are:

Gain (Stage 1)	0.5
Input Referred Noise	$10\mu V_{RMS}$
Settling	0.1% in 1.8ns
Sampling Freq	250M Hz

We divided the settling error requirement evenly between static and dynamic error, so  $\epsilon_d = 0.05\%$ . Furthermore, we decided to budget noise based on the noise factor calculations from the previous section. We see that the noise  $\phi_1$  is the most important contribution to the noise.  $\phi_2$  will be divided by a factor of 1000, therefore budget nearly all of the noise requirements for noise from  $N_{11}$ . The spec is for differential noise, so calculating single ended, we need to hit  $5\mu V_{RMS}$ . We divide that further up, so that there is  $3\mu V_{RMS}$  for one input of the first integrator, and  $1\mu V_{RMS}$  for one input of the second stage and output of the second stage, taking advantage of the fact that the second integrator can be designed with much looser noise requirements.

From these specifications, we see that the small noise and rapid settling time will require careful design to meet both simultaneously. We began by considering a basic switched capacitor integrator in fig. 4 to get an idea of the what values were needed to meet  $3\mu V_{RMS}$  per input. We can use a design process similar to that of a sample and hold circuit, with only minor differences due to different switches.




Fig. 4. Basic switched capacitor gain stage

The necessary equations are below.

Gain:

$$\frac{V_{out}}{V_{in}} = \frac{C_S}{C_F}$$

Settling Time:

$$t_s = -\tau \ln \left( \epsilon_d \left( 1 - \beta \frac{C_F}{C_F - C_L} \right) \right)$$

Noise:

$$N_{\phi 1} = \frac{kT}{C_S + C_L}$$

$$N_{\phi 2} = \frac{\alpha}{\beta} \frac{kT}{C_{L,tot}}$$

Where in these equations  $\alpha$  is the noise factor of the OTA - we used  $\alpha = 2$  for the design - and  $\beta$  is the feedback factor.

$$\beta = \frac{C_F}{C_S + C_F + C_L}$$

In addition,  $C_{L,tot}$  is the effective capacitive load.

$$C_{L,tot} = C_L + (1 - \beta)C_F$$

And  $\tau$  is the time constant of the system.

$$\tau = \frac{C_{L,tot}}{\beta G_m}$$

#### A. First Integrator Stage

We begin by choosing  $C_S$  from the noise spec and the equation for  $\phi_1$ . Then  $C_F$  is easily obtained from the required gain. We want to meet  $3\mu V_{RMS}$  per input, but the BW that we care about noise is only 100-500kHz and our equation for  $N_{\phi 1}$  is over the entire spectrum [1]. Therefore, we need to multiply the noise spec by the Oversampling Ratio, which is  $\frac{f_s}{2BW}$ . The noise that we want at the input therefore is  $N_{11} = 250 \cdot 9 \cdot 10^{-12} V / \sqrt{Hz}$ .

$$C_S = 2pF$$

$$C_F = 4pF$$

These are somewhat large capacitor values to drive. We next calculate the  $G_m$  of the OTA necessary to meet the settling time with those capacitors from  $\tau$ . We get  $G_m = 9mS$ , which is a little large, but should be doable with large width MOSFETs. We began adding parasitics to the transconductor. Parasitic capacitors are from  $C_{GS} = \frac{g_m}{\omega_T}$  and we made a first optimistic guess at a conservative  $r_o = 10k$  and found that in simulation we needed significantly larger  $G_m$ . A small  $G_m$  would result in a small loop gain due to the non-infinite  $r_o$ ,




Fig. 2. Oversampled ADC system model

which creates a significant static settling error. We decided that  $G_m$  was getting a little large and decided to check a cascaded setup shown in fig. 5.




Fig. 5. Cascaded amplifiers with Miller compensation

The relevant equations for this part change only a little:

$$\tau = \frac{C_C}{\beta g_{m1}}$$

$$N_{\Phi 2} = \frac{\alpha_1}{\beta} \frac{kT}{C_C} \left( 1 + \beta \frac{\alpha_2}{\alpha_1} \frac{C_C}{C_{Ltot}} \right)$$

However, most of the equations for poles and zeros are very approximated, and they do not take into account that the cascaded amplifiers are more stable when  $g_{m1}$  is larger than  $g_{m2}$ . We also had to use a Miller capacitance for pole splitting.

We had to iteratively find a stable value of  $g_m$ s that met timing, and eventually settled on  $g_{m1} = 20mS$ ,  $g_{m2} = 4mS$ .




Fig. 6. Transient response of 2-stage amplifier with Miller compensation

These value of  $g_m$  are not significantly better than the single stage transconductor and the noise of a single stage is better, so we decided that a very large diff pair would be better than cascading.

We re-examined the parasitic resistance and decided that increasing the  $r_o$  was the next best option, so that we needed the first stage OTA to be a single stage diff pair with cascoding, and approximated the new  $r_o$  as a conservative  $100k\Omega$ .

We ran a final transient sim to make sure that the settling time of the output of the first stage was 1.8ns to 0.1%.

The noise simulation was a performed with a noise current source from a resistor of value  $\frac{\alpha}{G_m}$  inside of the OTA and  $10\Omega$  ON resistances in series with all of the switches. However,




Fig. 7. Transient response of first integrator with single-stage amplifier

PSS and PNOISE are not really meant for integrators so we exported the noise density at the output of the integrator to Matlab, then multiplied by the transfer function from the noise source  $N_{12}$  to the input and then integrated over the BW.




Fig. 8. Input-referred noise density from the first integrator stage

The integrated noise is  $2.245\mu V_{RMS}$  which gives us a lot of room to change  $C_s$  if we need it.

$C_S$	2pF
$C_F$	4pF
$G_M$	19mS
$R_{o,min}$	100k $\Omega$

In this stage, the most important design factor is meeting the noise requirement. This means that if noise is a problem later in the problem we can increase  $C_S$ . However, since we are very cleanly meeting the noise spec, we can trade some of it for lower  $G_m$  in the gain stage. The large capacitors in the feedback loop relative to the load capacitance of the next stage mean we don't need quite as good of output resistance to keep static error within spec.

### B. Second Integrator Stage

For second stage, we are meeting a noise spec which is 1000 times more lenient. Thus, we can choose much smaller feedback capacitance and  $G_m$  of the OTA can be much more lenient. Using the same design procedure as before we obtain the values for the second integrator, also with a gain of 0.5. A

larger gain would marginally help with the noise requirements, but a smaller gain would result in a higher  $\beta$ , hence higher loop gain. This is required once we have some load resistance at the output to meet the static settling error with a reasonable  $G_m$ .

$C_S$	30fF
$C_F$	15fF
$G_M$	5mS
$R_{o,min}$	1M $\Omega$

We did find, that because the feedback capacitors are not on the same order as the load cap, the static error is a much bigger concern, so we need to meet a larger output resistance of the OTA in order to keep the  $g_m$  build-able with one stage.




Fig. 9. Transient response of second integrator with single-stage amplifier




Fig. 10. Input-referred noise density from the second integrator stage

#### IV. IMPLEMENTATION

##### A. OTAs

The above simulations confirmed that we needed reasonably large  $G_m$  OTAs, and that output resistance is more important for the second stage than the first stage.

For the first stage we want a differential pair with reasonably large output resistance. We propose the cascoded fully-differential pair in fig. 11.  $M_1$  and  $M_2$  completely determine the  $G_m$  of the OTA and will need to be sized accordingly. The large width of  $M_1$  and  $M_2$  necessitates using cascoding at least on the input caps, but careful sizing of  $M_5$  and  $M_6$




Fig. 11. Cascoded fully-differential pair

should meet the required output resistance of the first stage without having to use a full telescopic design which will limit the output swing a lot.

For the second stage, however, we need better output resistance, in which case we need a telescopic differential pair, but we should not need gain boosting. The output voltage swing is not defined in the spec, so cascoded devices is feasible.

##### B. Switches

The resistance of the switches is somewhat of a concern, especially for the sampling switch. The time constant of this switch with  $C_S$  needs to be substantially low such that the sampling capacitor has time to charge sufficiently, and that the switch can drive over the large input range. Therefore, the first switch, at least, needs to be a reasonably wide transmission gate.

The problem with large switches is that they have a lot of charge injection. To avoid that, we are making sure that we use early switches to disconnect the sampling cap and to implement bottom plate sampling.




Fig. 12. Integrator stage with added features

##### C. Integrators

At the integrator level, we have been dealing only with the specs for this project. The project does not specify a CMRR or amount of variation that we have to be able to deal with

in fabrication. However, these are things that have to be dealt with.

We propose the integrator implementation in fig.12 to deal with problems outside of simulation.

The switch between the inputs to the OTA marked with the red box is to improve the CMRR by canceling the common mode offset [2]. The effect of OTA offset from fabrication mismatch is negligible because Delta-Sigma modulators are relatively insensitive to offset [3].

#### REFERENCES

- [1] R. Schreier, *Design-Oriented Estimation of Thermal Noise in Switched-Capacitor Circuits*, IEEE Transactions on Circuits and SystemsI: Regular Papers, vol.52, no.11, 2005.
- [2] S. Lewis, P. Gray. *A Pipelined 5-Msample/s 9-bit Analog-to-Digital Converter*, IEEE Journal of Solid-State Circuits, vol.sc-22 ,no.6, 1987.
- [3] B. Bernhard, *The Design of Sigma-Delta Modulation Analog-to-Digital Converters*, IEEE Journal of Solid-State Circuits, vol.23 ,no.6, 1988.