

# Design of Oversampled ADC Integrators

## EE240B Project Report

Emily Naviasky  
Department of EECS, UC Berkeley  
enaviasky@berkeley.edu

Nathaniel Mailoa  
Department of EECS, UC Berkeley  
nmailoa@eecs.berkeley.edu

### I. INTRODUCTION

We will propose a design for the integrator stages of an oversampled ADC. The design is driven by some specifications that include input-referred electronic noise, settling time as well as settling accuracy. We have chosen to use the same integrator architecture for both stages but tune the component values for each stage.

### II. INTEGRATOR IMPLEMENTATION

### III. DESIGN ALTERNATIVES

### IV. CIRCUIT IMPLEMENTATION

### V. DESIGN VERIFICATION

### VI. FINAL SPECIFICATION

|                      |                  |
|----------------------|------------------|
| Gain                 | 0.5              |
| Input Referred Noise | $?? \mu V_{RMS}$ |
| Settling             | 0.1% in ?? ns    |
| Sampling Freq        | 250M Hz          |
| Total Power          | ?? mW            |

### VII. DESIGN CRITIQUE

flicker? - chopper stabilization

### REFERENCES

- [1] R. Schreier, *Design-Oriented Estimation of Thermal Noise in Switched-Capacitor Circuits*, IEEE Transactions on Circuits and SystemsI: Regular Papers, vol.52, no.11, 2005.
- [2] S. Lewis, P. Gray. *A Pipelined 5-Msample/s 9-bit Analog-to-Digital Converter*, IEEE Journal of Solid-State Circuits, vol.sc-22 ,no.6, 1987.
- [3] B. Bernhard, *The Design of Sigma-Delta Modulation Analog-to-Digital Converters*, IEEE Journal of Solid-State Circuits, vol.23 ,no.6, 1988.