RISC-V Reference Card

Fundamentos de Sistemas Computacionais (FSC) - L.EIC004 Licenciatura em Engenharia Informática e Computação February 2023

RISC-V Instruction Set

Core Instruction Formats

| 31 ———————————————————————————————————— | 24 20 | 19 15 | 14 12 | 11 7 | 6 0 | |
|---|-------|--------|--------|--------------|--------|--------|
| funct7 | rs2 | rs1 | funct3 | rd | opcode | R-type |
| imm[11:0] | rs1 | funct3 | rd | opcode | I-type | |
| imm[11:5] | rs2 | rs1 | funct3 | imm[4:0] | opcode | S-type |
| imm[12][10:5] | rs2 | rs1 | funct3 | imm[4:1][11] | opcode | B-type |
| imm | rd | opcode | U-type | | | |
| imm[20][10] | rd | opcode | J-type | | | |

RV32I Base Integer Instructions

| Inst | Name | FMT | Opcode | funct3 | funct7 | Description |
|-------------------------|----------------------------|------------------|---------|------------|---------|--|
| add | ADD | R | 0110011 | 000 | 0000000 | rd = rs1 + rs2 |
| sub | SUB | Ř | 0110011 | 000 | 0100000 | rd = rs1 - rs2 |
| xor | XOR | R | 0110011 | 100 | 0000000 | rd = rs1 rs2 |
| or | OR_ | R | 0110011 | 110 | 0000000 | rd = rs1 - rs2 |
| and | AND | R | 0110011 | 111 | 0000000 | rd = rs1 & rs2 |
| sll | Shift Left Logical | R | 0110011 | 001 | 0000000 | rd = rs1 < < rs2 |
| srl | Shift Right Logical | R | 0110011 | 101 | 0000000 | rd = rs1 >> rs2 |
| sra | Shift Right Arith. | R | 0110011 | 101 | 0100000 | rd = rs1 >> rs2 |
| slt | Set Less Than | R | 0110011 | 010 | 0000000 | rd = (rs1 < rs2)?1:0 |
| sltu | Set Less Than (U) | R | 0110011 | 011 | 0000000 | rd = (rs1 < rs2)?1:0 |
| addi | ADD Immediate | Į | 0010011 | 000 | | rd = rs1 + imm |
| xori | XOR Immediate | ļ | 0010011 | 100 | | $rd = rs1 \hat{m}$ |
| ori andi | OR Immediate AND Immediate | l I | 0010011 | 110 111 | | rd = rs1 - imm rd = rs1 & imm |
| slli | Shift Left Logical Imm | I I I I | 0010011 | 001 | 0000000 | $ \text{rd} = \text{rs1} \otimes \text{limin} $ rd = rs1 < cimm[0:4] |
| srli | | Ī | 0010011 | 101 | 0000000 | |
| | Shift Right Logical Imm | Ī | | 101 | 0100000 | rd = rs1 > simm[0:4] |
| srai | Shift Right Arith. Imm | | 0010011 | | 0100000 | rd = rs1 > imm[0:4] |
| slti | Set Less Than Imm | Į, | 0010011 | 010 | | rd = (rs1 < imm)?1:0 |
| sltiu | Set Less Than (U) Imm | I | 0010011 | 011 | | rd = (rs1 < imm)?1:0 |
| lb | Load Byte | I | 0000011 | 000 | | rd = M[rs1+imm][0:7] |
| lh | Load Half | Ī | 0000011 | 001 | | rd = M[rs1+imm][0.15] |
| lw | Load Word | I | 0000011 | 010 | | rd = M[rs1+imm][0:31] |
| lbu | Load Byte (U) | Ī | 0000011 | 100 | | rd = M[rs1+imm][0:7] |
| lhu | Load Half (U) | I | 0000011 | 101 | | rd = M[rs1+imm][0:15] |
| $^{\mathrm{sb}}$ | Store Byte | S S | 0100011 | 000 | | M[rs1+imm][0:7] = rs2[0:7] |
| $_{ m sh}$ | Store Half | | 0100011 | 001 | | M[rs1+imm][0:15] = rs2[0:15] |
| sw | Store Word | S | 0100011 | 010 | | M[rs1+imm][0:31] = rs2[0:31] |
| beq | Branch == | В | 1100011 | 000 | | if(rs1 == rs2) PC += imm |
| $\overline{\text{bne}}$ | $Branch \neq$ | В | 1100011 | 001 | | if(rs1 != rs2) PC += imm |
| blt | Branch < | В | 1100011 | 100 | | if(rs1 < rs2) PC += imm |
| $_{ m bge}$ | $Branch \ge$ | В | 1100011 | 101 | | if(rs1 >= rs2) PC += imm |
| $_{ m bltu}$ | $ $ Branch \leq (U) | В | 1100011 | 110 | | if(rs1 < rs2) PC += imm |
| bgeu | $Branch \geq (U)$ | В | 1100011 | 111 | | if(rs1 >= rs2) PC += imm |
| jal | Jump And Link | J | 1101111 | _ | | rd = PC+4; PC += imm |
| jalr | Jump And Link Reg | Ĭ | 1100111 | 000 | | rd = PC+4; $PC = rs1 + imm$ |
| lui | Load Upper Imm | U | 0110111 | - | | rd = imm < < 12 |
| auipc | Add Upper Imm to PC | Ü | 0010111 | - | | rd = PC + (imm << 12) |

RV32M Multiply Extension

| Inst | Name | \mathbf{FMT} | Opcode | funct3 | funct7 | Description |
|------------------------|------------------|----------------|---------|--------|---------|--------------------------|
| mul | MUL | R | 0110011 | 000 | 0000001 | rd = (rs1 * rs2)[31:0] |
| mulh | MUL High | R | 0110011 | 001 | 0000001 | rd = (rs1 * rs2)[63:32] |
| mulsu | MUL High (S) (U) | R | 0110011 | 010 | 0000001 | rd = (rs1 * rs2)[63:32] |
| mulu | MUL High (Ú) | R | 0110011 | 011 | 0000001 | rd = (rs1 * rs2) 63:32 |
| div | DIV | R | 0110011 | 100 | 0000001 | rd = rs1 / rs2 |
| divu | DIV (U) | R | 0110011 | 101 | 0000001 | rd = rs1 / rs2 |
| rem | Remainder | R | 0110011 | 110 | 0000001 | rd = rs1 % rs2 |
| remu | Remainder (U) | R | 0110011 | 111 | 0000001 | rd = rs1 % rs2 |

Pseudo Instructions

| Pseudoinstruction | Base Instruction(s) | Meaning |
|--|---|--|
| $\begin{array}{c} la\ rd,\ symbol\\ l\{bh-wd\}\ rd,\ symbol\\ s\{bh-wd\}\ rd,\ symbol,\ rt \end{array}$ | addi rd, rd, symbol[11:0] $l\{b-h-w-d\}$ rd, symbol[11:0](rd) $s\{b-h-w-d\}$ rd, symbol[11:0](rt) | Load address Load global Store global |
| nop li rd, immediate mv rd, rs not rd, rs neg rd, rs neg rd, rs negw rd, rs sext.w rd, rs seqz rd, rs snez rd, rs snez rd, rs stz rd, rs sgtz rd, rs | addi x0, x0, 0 Myriad sequences addi rd, rs, 0 xori rd, rs, -1 sub rd, x0, rs subw rd, x0, rs addiw rd, rs, 0 sltiu rd, rs, 1 sltu rd, x0, rs slt rd, xs, x0 slt rd, x0, rs | No operation Load immediate Copy register One's complement Two's complement Two's complement word Sign extend word Set if = zero Set if ≠ zero Set if < zero Set if > zero |
| fmv.s rd, rs fabs.s rd, rs fneg.s rd, rs fmv.d rd, rs fabs.d rd, rs fneg.d rd, rs | fsgnj.s rd, rs, rs fsgnjx.s rd, rs, rs fsgnjn.s rd, rs, rs fsgnj.d rd, rs, rs fsgnjx.d rd, rs, rs fsgnjn.d rd, rs, rs | Copy single-precision register Single-precision absolute value Single-precision negate Copy double-precision register Double-precision absolute value Double-precision negate |
| beqz rs, offset bnez rs, offset blez rs, offset bgez rs, offset bltz rs, offset bgtz rs, offset | beq rs, x0, offset bne rs, x0, offset bge x0, rs, offset bge rs, x0, offset blt rs, x0, offset blt x0, rs, offset | Branch if = zero Branch if \neq zero Branch if \leq zero Branch if \geq zero Branch if \leq zero Branch if \leq zero Branch if $>$ zero |
| bgt rs, rt, offset ble rs, rt, offset bgtu rs, rt, offset bleu rs, rt, offset | blt rt, rs, offset bge rt, rs, offset bltu rt, rs, offset bgeu rt, rs, offset | Branch if $>$ Branch if \le Branch if $>$, unsigned Branch if \le , unsigned |
| j offset jal offset jr rs jalr rs ret jalr | jal x0, offset jal x1, offset jalr x0, rs, 0 jalr x1, rs, 0 x0, x1, 0 | Jump Jump and link Jump register Jump and link register Return from subroutine |
| call offset | auipc x1, offset[31:12] jalr x1, x1, offset[11:0] | Call far-away subroutine |
| tail offset | auipc x6, offset[31:12] jalr x0, x6, offset[11:0] | Tail call far-away subroutine |

Register Calling Convention

| Register | ABI Name | Description | Saver |
|----------|--------------------|---------------------------|-------------------------|
| x0 | zero | Zero constant | |
| x1 | ra | Return address | Callee |
| x2 | $_{\mathrm{sp}}$ | Stack pointer | Callee |
| x3 | gp | Global pointer | |
| x4 | $_{ m tp}^{ m gp}$ | Thread pointer | _ |
| x5-x7 | t0-t2 | Temporaries | Caller |
| x8 | s0/fp | Saved/frame pointer | Callee |
| x9 | s1 | Saved register | Callee |
| x10-x11 | a0-a1 | Function arguments/return | Caller |
| x12-x17 | a2-a7 | Function args | Caller |
| x18-x27 | s2-s11 | Saved registers | Callee |
| x28-x31 | t3-t6 | Temporaries | Caller |

ALU Control

| ALU Control Lines | Function |
|-------------------|----------------------|
| 0000 | AND |
| 0001 | OR |
| 0010 | add |
| 0110 | subtract |

| $_{ m opcode}$ | ALUOp | Operation | funct7 | funct3 | ALU Action | ALU Control Input |
|----------------|-------|----------------------|---------|--------|---------------------------|-------------------|
| lw | 00 | load word | xxxxxxx | XXX | add | 0010 |
| sw | 00 | store word | XXXXXXX | XXX | add | 0010 |
| beq | 01 | branch if equal | XXXXXXX | XXX | $\operatorname{subtract}$ | 0110 |
| R-Type | 10 | add | 0000000 | 000 | add | 0010 |
| R-Type | 10 | sub | 0100000 | 000 | $\operatorname{subtract}$ | 0110 |
| R-Type | 10 | and | 0000000 | - | AND | 0000 |
| R-Type | 10 | or | 0000000 | 110 | OR | 0001 |