Hands-on hardware tutorial

Nele Mentens

Summer school on real-world crypto & privacy

June 17-21, 2019, Šibenik, Croatia

Outline

- Implementation platforms + design flows
- Introduction to VHDL
- Hardware tutorial


- Implementation platforms + design flows
- Introduction to VHDL
- Hardware tutorial

Crypto & privacy summer school, 2019, Šibenik, Croatia

Implementation platforms

- Microprocessor
- FPGA = Field-Programmable Gate Array
- ASIC = Application-Specific Integrated Circuit

Microprocessor architecture




The CPU is the heart of a microprocessor and contains a.o.:

- ALU (Arithmetic Logic Unit)
- register file
- program memory

Crypto & privacy summer school, 2019, Šibenik, Croatia

Microprocessor design flow




- The hardware architecture of a microprocessor is fixed
- The code describes what should be executed on the fixed hardware
- The instructions end up in the program memory

Crypto & privacy summer school, 2019, Šibenik, Croatia

FPGA architecture





Basic components:


- CLB = Configurable Logic Block
 - CLBs consist of slices.
 - Slices consist of
 - Look-Up Tables (LUTs),
 - · Multiplexers,
 - Flip-Flops (FFs),
 - · Carry logic.
- SM = Switch Matrix
- IOB = Input/Output Block

Crypto & privacy summer school, 2019, Šibenik, Croatia

FPGA slice

LEUVE


basic content of a slice



FPGA switch matrix


LEUVE

basic principle of a switch matrix



Crypto & privacy summer school, 2019, Šibenik, Croatia

FPGA design flow




- The hardware architecture of an FPGA is configurable
- The code describes the hardware that we need
- The bitstream ends up in the configuration memory
- The area is measured in terms of occupied LUTs, flip-flops, dedicated hardware blocks

Crypto & privacy summer school, 2019, Šibenik, Croatia

ASIC architecture

LEUVEN




Basic components:


- · Standard cells from a standard cell library
 - Logic cells and sequential cells

Crypto & privacy summer school, 2019, Šibenik, Croatia


ASIC design flow



- The hardware architecture of an ASIC is defined by the designer
- The code describes the hardware that we need
- The GDS file contains the physical information that goes to the foundry
- The area is measured in terms of the number of equivalent NAND gates (Gate Equivalent = GE)



Crypto & privacy summer school, 2019, Šibenik, Croatia



Crypto & privacy summer school, 2019, Šibenik, Croatia


Outline

- LEUVE
- Implementation platforms + design flows
- Introduction to VHDL
- Hardware tutorial

Introduction to VHDL Standard

LEUVE

- VHDL (VHSIC Hardware Description Language)
 - VHSIC = Very High Speed Integrated Circuit
- International standard
 - First standard: IEEE 1076-1987
 - Most recent update: IEEE 1076-2008
- Used for both ASIC and FPGA design



Crypto & privacy summer school, 2019, Šibenik, Croatia

Introduction to VHDL Hardware vs. software

- Description language for hardware ≠ programming language
- Programming language (e.g. C):
 - hardware = processor
 - hardware is already designed, implemented and fabricated
 - code: describes how the hardware will be used
 - code is compiled for a specific processor
- Hardware description language (e.g. VHDL)
 - hardware = FPGA or ASIC design
 - hardware is designed
 - code: describes which hardware will be designed
 - code is synthesized for a specific FPGA or ASIC technology

Crypto & privacy summer school, 2019, Šibenik, Croatia


Introduction to VHDL Entities and architectures

- The VHDL code of each component consists of
 - an interface description: entity,
 - a behavioral description: architecture.

Crypto & privacy summer school, 2019, Šibenik, Croatia

Introduction to VHDL Hierarchy

- · Hierarchy can be built in.
- There is hierarchy when a component contains an instantiation of another component.



```
entity and_or_xor_gate is
     port(a, b, c, d: in bit;
          e: out bit);
end and_or_xor_gate;
architecture arch of and_or_xor_gate is
     component and_or_gate is
          port(a, b, d: in bit;
                e: out bit);
     end component;
     signal f: bit;
begin
     inst_and_or_gate: and_or_gate
          port map(a \Rightarrow b,
                      b \Rightarrow a
                      d => c,
                      e \Rightarrow f;
     e <= d xor f;
end arch;
```

Crypto & privacy summer school, 2019, Šibenik, Croatia

Introduction to VHDL Hierarchy

LEUVE


```
entity and_or_xor_gate is
    Hierarchy can be built in.
                                                port(a, b, c, d: in bit;
    There is hierarchy when a
                                                     e: out bit);
    component contains an
                                            end and_or_xor_gate;
    instantiation of another
                                            architecture arch of and_or_xor_gate is
    component.
                                                component and_or_gate is
                                                     port(a, b, d: in bit;
         and_or_xor_gate
                                                          e: out bit);
        and_or_gate
                                                 end component;
                                                 signal f: bit;
    b
                                            begin
    а
                                                inst_and_or_gate: and_or_gate
    С
                                                     port map(a \Rightarrow b,
    d
                                                               b => a
                                                               d => c,
inst_and_or_gate: and_or_gate
                                                               e \Rightarrow f;
    port map(b, a, c, f);
                                                 e <= d xor f;
                                            end arch;
             order must
```

Crypto & privacy summer school, 2019, Šibenik, Croatia

be correct

Introduction to VHDL bit vs. std_logic

The package "std_logic_1164" in library "ieee" contains a.o. the types "std ulogic" en "std logic", consisting of 9 values (instead of 2 for "bit")




It is advised to always use "std_logic" instead of "bit"

Introduction to VHDL

Concurrent and sequential statements

- Concurrent statements: are implement in parallel and executed at the same time
- · Sequential statements: can only occur in a process




Crypto & privacy summer school, 2019, Šibenik, Croatia

Introduction to VHDL Storage elements

LEUVEN

• D-flipflop:



```
library ieee;
use ieee.std_logic_1164.all;


entity dff is
    port( d, clk: in std_logic;
    q: out std_logic);
end dff;

architecture arch of dff is
begin
    store: process(clk)
    begin
    if clk'event and clk = '1' then
    q <= d;
    end if;
    end process;
end arch;
```

Crypto & privacy summer school, 2019, Šibenik, Croatia

Introduction to VHDL Storage elements

D-flipflop with asynchronous reset:




```
use ieee.std_logic_1164.all;
entity dff is
     port(d, clk, rst: in std_logic;
           q: out std_logic);
end dff;
architecture arch of dff is
begin
     store: process(rst, clk)
     begin
           if rst = '1' then
                 q <= '0';
           elsif clk'event and clk = '1' then
                 q \le d;
           end if;
     end process;
end arch;
```

Crypto & privacy summer school, 2019, Šibenik, Croatia

Introduction to VHDL Storage elements

D-flipflop with synchronous



reset:


```
library ieee;
use ieee.std_logic_1164.all;
entity dff is
     port(d, clk, rst: in std_logic;
           q: out std_logic);
end dff;
architecture arch of dff is
begin
     store: process(clk)
     begin
           if clk'event and clk = '1' then
                 if rst = '1' then
                       q <= '0';
                 else
                       q <= d;
                 end if;
           end if;
     end process;
end arch;
```

Crypto & privacy summer school, 2019, Šibenik, Croatia

LECVEN VIEW ONLY OF THE PROPERTY OF THE PROPER

Introduction to VHDL Storage elements

• D-flipflop with enable:




```
library ieee;
use ieee.std_logic_1164.all;
entity dff is
     port( d, clk, enable: in std_logic;
           q: out std_logic);
end dff;
architecture arch of dff is
begin
     store: process(clk)
     begin
           if clk'event and clk = '1' then
                 if enable = '1' then
                       q <= d;
                 end if;
           end if;
     end process;
end arch;
```

Crypto & privacy summer school, 2019, Šibenik, Croatia

Introduction to VHDL Modules with parameters

LEUVEN

Register with a parameterizable width:




```
library ieee;
use ieee.std_logic_1164.all;
entity ffn is
     generic(size: integer:=4);
     port( clk: in std_logic;
           d: in std_logic_vector(size-1 downto 0);
           q: out std_logic_vector(size-1 downto 0));
end ffn;
architecture arch of ffn is
begin
     p: process(clk)
     begin
           if clk'event and clk = '1' then
                 q \le d;
           end if;
     end process;
end arch;
```

Crypto & privacy summer school, 2019, Šibenik, Croatia

Introduction to VHDL Simulation

- A VHDL module can be simulated with a testbench:
 - Also written in VHDL
 - No ports in the entity
 - Containing an instantiation of the device under test (DUT)
- Input signals are applied internally in the testbench
- · Output signals are evaluated
 - Through waveforms in a simulation window
 - In a text file
 - By comparing the behavior of the DUT to a golden reference model
 - in VHDL, directly in the testbench
 - in another programming language (e.g. C)



Crypto & privacy summer school, 2019, Šibenik, Croatia

Introduction to VHDL Example

```
invert b ___
```

```
entity test_invert is
end test_invert;
architecture arch of test_invert is
          signal a, b: bit;
           component invert is
                                 a: in bit;
                      port(
                                 b: out bit);
           end component;
begin
           inst_invert: invert
                      port map(a, b);
           p: process
           begin
                      a <= '0';
                      wait for 10 ns;
                      a <= '1';
                      wait for 10 ns;
                      wait;
           end process;
end arch;
```

Crypto & privacy summer school, 2019, Šibenik, Croatia

Outline


- Implementation platforms + design flows
- Introduction to VHDL
- Hardware tutorial

Crypto & privacy summer school, 2019, Šibenik, Croatia

Hardware tutorial


LEUVEN

Remember from Monday: "Public-key cryptosystems from groups and group actions", Ben Smith



Hardware tutorial

In this tutorial, we will implement elliptic curve point doubling using projective coordinates



Crypto & privacy summer school, 2019, Šibenik, Croatia

Hardware tutorial

The basic operations we need to implement, are:

- Modular addition
- Modular subtraction
- Modular multiplication

```
Naive scalar multiplication: double-and-add
                                                                                                              Modular squaring
    Algorithm 1: Naive scalar multiplication via double-and-add
    Input: m = \sum_{i=0}^{\beta-1} m_i 2^i, P \in \mathcal{G}
    Output: [m]P
                                                                              Elliptic curve point doubling
  1~R \leftarrow 0_{\mathcal{G}}
  2 for i := \beta - 1 down to 0 do invariant: R = \lfloor \lfloor m/2^i \rfloor \rfloor P
                                                                                   Doubling is an extremely important special case.
  3 | R ← [2]R
       if m_i = 1 then
                                                                                  We have
                                                                                                         [2]P = P \oplus P = (x_{[2]P}, )_{[2]P})
        R \leftarrow R \oplus P
                                                                                   where
  6 return R // R = [m]P
                                                                                                  x_{[2]P} = \frac{(3x_P^2 + a)^2 - 8x_P(x_P^3 + ax_P + b)}{4(x_P^3 + ax_P + b)}
    Virtually all scalar multiplications involve m \sim \#\mathcal{G}.
    They are therefore relatively intensive operations.
                                                                                                  y_{[2]p} = \frac{x_p^3 - ax - 2b - (3x_p^2 + a)x_{[2]p}}{a}
                                                                                  In practice we do all this using projective coordinates to avoid
                                                                                  expensive divisions in \mathbb{F}_p (see the appendix).
```

Crypto & privacy summer school, 2019, Šibenik, Croatia

Hardware tutorial

LEUVEN

The basic operations we need to implement, are:

- · Modular addition
- Modular subtraction
- · Modular multiplication
- · Modular squaring

The datapath will consist of very basic modules for these operations


We will not design a dedicated modular squaring module; squaring can be done using the modular multiplication module

In order to store the intermediate values, a register file is needed

A finite state machine (FSM) will control the datapath and the register file

Crypto & privacy summer school, 2019, Šibenik, Croatia

Hardware tutorial



Crypto & privacy summer school, 2019, Šibenik, Croatia

Hardware tutorial

LEUVE

- 4-bit adder
- n-bit adder
- 4-bit modular adder
- EXERCISE: n-bit modular adder
- n-bit modular adder/subtracter
- n-bit modular constant multiplier (multiplication by 5)
- EXERCISE: n-bit modular multiplier
 - through consecutive additions
- EXERCISE: n-bit modular multiplier
 - through left-to-right modular double-and-add
- single-port memory unit
- · EXERCISE: elliptic curve point doubling

Crypto & privacy summer school, 2019, Šibenik, Croatia

Hardware tutorial

LEUVE

- For each module, the VHDL code for the module and the VHDL code for the testbench are given
- Where it says EXERCISE, the VHDL code for the module needs to be completed
- The tutorial will cover only behavioral simulation, i.e. pre-synthesis simulation based on the VHDL design without taking into account gate delays.

