
IDLE
PREDICT
CORRECT
CONTROL
IDLE
PREDICT
CORRECT
CONTROL
clk
start
done
y_a
0
49
63
xhat_a
154
71
45
u_out
454
233
qoc_hat
283
398
40
60
80
100
120
time (ns), clock 100 MHz in simulation; values are Q4.8 integers (real = value / 256)