


Ground Rules:

1. All Arduino Shield pins are reserved as far as possible.
2. All Nucleo internal connections on CN11 & CN12 are labeled, but have no green network wire on the schematic.
3. All function inputs & SUSI interface(s) are on a TBD mezzanine board to the right of the Nucleo. The Opto-isolators for functions & SUSI connections will be on this board. The connections to the processor are defined.




The network (wire) names are above the wire. To the left or right are the STM32 pin name(s). If the section above, CN7 pin 1 is port pin PC6, which is wired to the Bidirectional Transmit connection. On CN11, pin 1 is connected to pin PC10 and is used for the SD card D2 network. This particular connection is on a different Nucleo pin and is labeled so it does not get used again.


Nucleo connections are on CN7, CN8, CN9 & CN10. They *may* be duplicated on CN11 and CN12.

While checking the schematic, please verify that there are not duplicate green network wires between CN8-10 and CN11 & CN12.

- a. BiDiCom cutout hardware interlock **Noted; in progress**
- b. Separate edge connectors for track-out and track in as well as any aux features. **In place already**
- c. Onboard jumpers to connect track out to track in? **use external jumpers to prevent errors in testing.**
- d. Onboard LEDs jumper configurable to unused GPIO pins **Needs discussion**
- e. BiDiCom decoder side circuit tx connected to PC6 (UART6) **Done**
- f. MicroSD socket connected to SDHC pins PC8-12 **Done**
- g. external pull up resistors to the SDHC interface **Done**
- h. Remove pull up resistor on SDHC clock pin PC12 **Not done per g. above**
- i. DAC output on pins PA4 & PA5. Using PA5 for BIDI_THRESH access to both. **DAC output reserved for Arduino Shield.**
- j. Replace 6N167 Opto Isolator with H11 can run at 3.3v **Need discussion; no 6N167 parts**
- k. 2 SPI channels for SUSI testing (main & secondary) SUSI Half duplex **Done SPI5 assigned unidirectional or bidirectional interface**
 - i. need clock & one data line. 563 has 6 SPI channels, only 4 are available **Need discussion. Unclear.**
 - ii. MOSI is the only data line used in 2-wire mode. The data line can rolls (input or output) via software configuration, so we only need MOSI. swap **unclear**
- l. SUSI requires a few series resistors (470Ω) as well as pullups per S-9.4.1 **on mezz board**



Calculations for Voltage Feedback:



Desired Range: 0-27v

$$A_6 \text{ (max)} = V_{bus} * (R_{24} / (R_{23}+R_{24}))$$

$$A_6 \text{ (max)} = V_{bus} * (9.1K / (66.5K+9.1K)) = 3.25 \text{ V}$$

$$A_6 \text{ resolution} = A_6 \text{ (max)} / 4096 = 3.25 / 4096 = 0.656 \text{ mV}$$

Calculations for Current Feedback:

Desired Range: 0-2 A

INA180A1 Gain: 20 V/V

$$R_{sense} < P_{Dmax} / I_{max} * I_{max}$$

$$R_{sense} < 1/4 \Omega$$

$$V_{sp} = V_s - 0.03 \text{ V} \gg 3.27$$

$$V_{sn} = V_{gnd} + 0.005 \gg 0.005$$

$$V_{sp} > I_{max} * R_{sense} * \text{Gain}$$

$$V_{sp} > 2 * 0.075 * 20 \gg 3 \text{ [OK]}$$


$$V_{sn} < I_{min} * R_{sense} * \text{Gain}$$

$$V_{sn} < 0 * 0.075 * 20 \gg 0 \text{ [OK]}$$

$$A_7 \text{ (max)} = I_{max} * R_{sense} * \text{Gain}$$


$$A_7 \text{ (max)} = 2 * 0.075 * 20 \gg 3 \text{ V} = 2 \text{ A}$$

$$A_7 \text{ resolution} = A_7 \text{ (max)} / 4096 = 2 / 4096 = 0.5 \text{ mA per count}$$



Testing with X1:

REFERENCE CLOCK (v4.0)




X1 is used to validate the microprocessor timing. Measure the number of pulses during a calculated amount of time, and verify it against the theoretical value. If the STM32 clock is accurate, then all of the timing will be correct.

		*FILTER CAPACITORS FOR: X1, IC1	
BJ Barnt			
Plainfield, Illinois			
e-mail: b dot barnt at csuohio point edu			
TITLE	Sender4p83 v7		
SIZE	DWG NO.	SELF-TEST HARDWARE	REV
A			AR2
SCALE	NONE		SHEET 2/6

Calculations for CAN Current:


Desired Range: 0–500 mA
 INA180A1 Gain: 20 V/V
 $R_{sense} < PD_{max}/ I_{max} * I_{max}$
 $R_{sense} < 1 \text{ } \Omega / 0.5 * 0.5 \Rightarrow < 2 \text{ } \Omega$
 $V_{sp} = V_s - 0.03 \text{ V} \Rightarrow 3.27$
 $V_{sn} = V_{gnd} + 0.005 \Rightarrow 0.005$
 $V_{sp} > I_{max} * R_{sense} * Gain$
 $V_{sp} > 0.5 * 0.3 * 20 \Rightarrow 3 \text{ [OK]}$
 $V_{sn} < I_{min} * R_{sense} * Gain$
 $V_{sn} < 0 * 0.3 * 20 \Rightarrow 0 \text{ [OK]}$
 $A_8 (\text{max}) = I_{max} * R_{sense} * Gain$
 $A_8 (\text{max}) = 0.5 * 0.3 * 20 \Rightarrow 3 \text{ V} = 500 \text{ mA}$
 $A_8 \text{ resolution} = A_8 (\text{max}) / 4096 = 0.5 / 4096 = 0.12 \text{ mA per count}$



RS-485 TERMINATION: JUMPER JP6 INSTALLED



RS-485 BIASING: INSTALL JP5 & JP7

CAN TERMINATION: EXTERNAL




*FILTER CAPACITORS FOR: U1, U2, IC4

TITLE		BJ Barnt	
Plainfield, Illinois		e-mail: b dot barnt at csuohio point edu	
SIZE	DWG NO.	COMMUNICATIONS	REV AR2
A			
SCALE	NONE		SHEET 3/6



POWER & REGULATOR (v4.1)



BJ Barnt
Plainfield, Illinois

e-mail: b dot barnt at csuohio point edu

TITLE Sender4p83 v7

SIZE DWG NO. BOURG A PIER STATION R

A POWER & PWR STATION A
SCALE 1:1000 SHEET 1-1-1

Calculations for Detector Threshold:

Desired Range: 0-0.165 mV




Attenuate: ~20:1

$$\text{THRESH (max)} = \text{Avdd} * (R_{25} / (R_{26} + R_{25}))$$

$$\text{THRESH (max)} = 3.3\text{v} * (10.2\text{k} / (191\text{k} + 10.2\text{k})) = 0.167 \text{ mV}$$

$$\text{THRESH resolution} = \text{THRESH (max)} / 4096 = 0.167 / 4096 = 40.7 \text{ nV}$$

DAC Count for 19mV ~= 466 counts




Calculations for Rsense:

Detector (min): < 6 mA

Detector (max): 34 mA @ 200 mV

Rsense (max): 5 Ω

Max of (2) Detectors in loop.



BRIEF THEORY OF OPERATION

DURING THE CUTOUT, THE H-BRIDGE IS DISABLED (BR_ENABLE = 0), AND THE DETECTOR IS ENABLED (BIDIR_EN = 1). Q5 IS TURNED ON, Q5 IS TURNED OFF, AND Q1A & Q1B ARE TURNED ON.

BIDIR CURRENT FLOWS FROM THE DECODER VIA TRK_A THROUGH R 15 & R7 TO TRK_B AND BACK TO THE DECODER, OR VICE-VERSA.

THE VOLTAAGE DROP ACROSS R15/R7 IS FILTERED BY R19/C25 AND R20/C24 AND FED TO U9. THE DAC OUTPUT OF THE MICROPROCESSOR SETS THE DESIRED SENSE THRESHOLD VOLTAGE.


THE OUTPUTS OF U9 ARE FED INTO U10; WHEN EITHER IS LOW, U10'S OUTPUT IS LOW. THAT SIGNAL IS FED BACK TO THE MICROPROCESSOR UART6, AND A TBD TIMER PIN.

*FILTER CAPACITORS FOR: IC5, IC6, IC7

BJ Barnt	
Plainfield, Illinois	
e-mail: b dot barnt at csuohio point edu	
TITLE	Sender4p83 v7
SIZE	DWG NO.
A	IC5
SCALE	REVISION
NONE	R2
SHEET	5/6

To Do: Connect BIDIR_RX signal to CONTROL BUS & FEEDBACK CONNECTOR (v4.1)

PINOUT REVISED (v4.2)



TITLE		BJ Barnt
		Plainfield, Illinois
		e-mail: b dot barnt at csuohio point edu
SIZE	DWG NO.	REV
A	CONTROLBUS & FEEDBACK	KR2
SCALE	NONE	SHEET 6/6