



M Juett

NMRA Standard	
DCC Extended Packet Formats	
Sep 26, 2021	S-9.2.1 DRAFT

1 General

The NMRA Communications Standard for Digital Communications (S-9.2) provides a minimal, basic packet format required for interoperability. This STANDARD provides Extended Packet Formats that provide the framework to enable realistic operations to occur.

5 1.1 Introduction and Intended Use (Informative)

These formats adhere to the general packet format as defined in S-9.2. While the baseline packet has a length of 3 data bytes separated by a "0" bit, a packet using the extended packet format definition may have a length of between 3 and 6 data bytes each separated by a "0" bit.

1.2 References

- 10 This standard should be interpreted in the context of the following NMRA Standards, Technical Notes, and Technical Information.

1.2.1 Normative

- S-9.1 DCC Electrical Standard
- S-9.2 DCC Communication Standard
- 15 • S-9.2.1.1 DCC Advanced Extender Packet Formats
- S-9.3.2 DCC Bi-Directional Communications
- RCN-210 DCC Protocol Bit Transmission
- RCN-211 DCC Packet Structure
- RCN-212 DCC Operating Commands for vehicle decoders
- 20 • RCN-213 DCC Operating commands for accessory decoders
- RCN-214 DCC configuration commands

1.2.2 Informative

- TN-3.05 Electrical Specifications for Digital Command Control Decoder Transmission
- TN-4.05 Electrical Specifications for Digital Command Control Decoder Transmission

25 **1.3 Terminology**

Term	Definition
Accessory decoders	DCC receiver for controlling stationary device animation.
Broadcast command	Using address 00000000 the command is sent to be available to all decoders.
Consist	Two or more decoders responding to the same commands. See S-9.2.2 CV19 for more information.
Mobile decoders	DCC receiver for controlling vehicle animation.
Multifunction decoders	Commonly called a mobile decoder, used to control multiple functions such a speed, direction, lighting and or sound.
Vehicle	Mobile model railroad device. This includes locomotives and other rolling stock.

2 Format Definitions

30 Within this Standard, bits within the address and data bytes will be defined using the following abbreviations. Individual bytes within a specific packet format are separated by spaces. Bytes which are within square [] brackets can occur one or more times as necessary. Bits are numbered from right to left with bit 0 (the right most bit) being the least significant bit (LSB) and bit 7 (the left most bit) being the most significant bit (MSB).

- A = Address bit
- 35 0 = Bit with the value of "0"
- 1 = Bit with the value of "1"
- U = bit with undefined value either a "1" or a "0" is acceptable
- B = Bit Position / Address
- C = Instruction Type field
- 40 G = Instruction Sub Type
- T = Instruction Tertiary Type
- F = Flag to determine Instruction Implementation
- L = Low Order Binary State Control Address
- H = High Order Binary State Control Address
- 45 S = Decoder Sub Address
- V = CV Address Bit
- D = Data
- X = Signal Head Aspect Data Bit
- E = Error Detection Bit

50

2.1 Address Partitions

The first data byte of an Extended Packet Format packet contains the primary address. In order to allow for different types of decoders this primary address is subdivided into fixed partitions as follows.

Address 00000000 (0):	Broadcast address
Addresses 00000001-01111111 (1-127)(inclusive):	Multi-Function decoders with 7 bit addresses
Addresses 10000000-10111111 (128-191)(inclusive):	Basic Accessory Decoders with 9 bit addresses and Extended Accessory Decoders with 11-bit addresses
Addresses 11000000-11100111 (192-231)(inclusive):	Multi-Function Decoders with 14 bit addresses
Addresses 11101000-11111100 (232-252)(inclusive):	Reserved for Future Use
Addresses 11111101-11111110 (253-254)(inclusive):	Advanced Extended Packet Formats (refer to S-9.2.1.1)
Address 11111111 (255):	Idle Packet

2.2 Broadcast Command for Multi-Function Digital Decoders

The format for this packet is:

{preamble} 0 00000000 0 {instruction-bytes} 0 EEEEEEEE 1

Instructions addressed to "broadcast address" 00000000 must be executed by all Multi-Function Digital Decoders. The single instruction has the same definition as defined by the Multi-Function Digital Decoder packet and can be one, two, or three bytes in length depending on the instruction. Digital Decoders should ignore any instruction they do not support. The manufacturer must document which broadcast commands a decoder supports.

2.2.1 Instruction Packets for Multi-Function Digital Decoders

The formats for these packets are:

{preamble} 0 [AAAAAAAA] 0 {instruction-bytes} 0 EEEEEEEE 1

Multi-Function Digital Decoders are used for the purpose of controlling one or more motors and/or accessories. The packet format used to control these devices consists of between 3 and 6 bytes where the first bytes are address bytes followed by one or two instruction bytes and ended by an error control byte.

The first address byte contains 8 bits of address information. If the most significant bits of the address are between 1100-0000 and 1110-0111 (192-231) (inclusive) then a second address byte

© 2006 – 2021 National Model Railroad Association, Inc.

S-9.2.1 DRAFT DCC Extended Packet Formats

Page 3 of 20 – Sep 26, 2021

must immediately follow. This second address byte will then contain an additional 8 bits of address data. When 2 bytes of address information are present they are separated by a "0" bit. The most significant bit of two byte addresses is bit 5 of the first address byte. (bits #6 and #7 having the value of "1" in this case.

Instruction-bytes are data bytes used to send commands to Multi-Function Digital Decoders. Although it is unlikely that all Digital Decoders will implement all instructions, it is important that if they support packets with more than a single instruction, they can sufficiently parse the packet to be able to recognize if a byte is a new instruction or the second byte of a previous instruction.

Each instruction (indicated by {instruction-bytes}) is defined to be:

{instruction-bytes} = CCCDDDDD,
 CCCDDDDD 0 DDDDDDDD, or
 CCCDDDDD 0 DDDDDDDD 0 DDDDDDDD

Each instruction consists of a 3-bit instruction type field followed by a 5-bit data field. Some 5-bit data fields include sub type instructions.

CCCDDDDD = CCCGGGGD or CCCGTTTT
See specific instruction for details. Some instructions have one or two or three bytes of data. The 3-bit instruction type field is defined as follows where CCC is equal to the following 3 bits:

000 Decoder and Consist Control Instruction (see [2.2.1.1](#))
001 Advanced Operation Instructions (CCC=001) 001GGGGG (see [2.3.1](#))
010 Speed and Direction Instruction for reverse operation (see [2.3.2](#))
011 Speed and Direction Instruction for forward operation (see [2.3.2](#))
100 Function Group One Instruction (see [2.3.3](#))
101 Function Group Two Instruction (see [2.3.4](#))
110 Feature Expansion (see [2.3.5](#))
111 Configuration Variable Access Instruction (see [2.3.8](#))

The last byte of the packet is the Error Detection Byte, which is calculated the same as is done in the baseline packet using all address, and all instruction bytes (see S-9.2).

2.2.1.1 Decoder and Consist Control Instruction (CCC=000)

With the exception of the decoder acknowledgment function (00001111), only a single decoder and consist control instruction may be contained in a packet.

2.2.1.2 Decoder Control (CCCG = 0)

The decoder control instructions are intended to set up or modify decoder configurations.

This instruction has the format of:
{instruction byte} = 0000TTTF, or {instruction byte} = 0000TTTF 0 DDDDDDDD

This instruction (0000TTTF) allows specific decoder features to be set or cleared as defined by the value of F ("1" indicates set). When the decoder has decoder acknowledgment enabled, receipt of a decoder control instruction shall be acknowledged with an operations mode acknowledgment.

Commented [JM1]: Reinhard There are several possible combinations for the lower 5 bits:
2.3.2.1 Set Decoder Flags (TTT = 011) . 000GTTTF
2.3.2.2 Consist Control (GTTT = 10001) 000GTTTT
2.3.3 Advanced Operations Instr. (CCC=001) . 001GGGGG
2.3.7 Feature Expansion Instr. (CCC=110) 110GGGGG
2.3.11 Configuration Variable Access long . 1110GGGV
2.3.11 Configuration Variable Access short 1111GGGG
I regard it difficult to name just two. Suggestion:
CCCDDDDD = CCCGGGGG -- or simply skip it.

145 TTT = 000 F = "0": Digital Decoder Reset - A Digital Decoder Reset shall erase all volatile
memory (including and speed and direction data), and return to its initial power up
state as defined in S-9.2.4 section A. Command Stations shall not send packets to
150 addresses 112-127 for 10 packet times following a Digital Decoder Reset. This is to
ensure that the decoder does not start executing service mode instruction packets as
operations mode packets (Service Mode instruction packets have a short address in
the range of 112 to 127 decimal.)
F = "1": Hard Reset - Configuration Variables 29, 31 and 32 are reset to its factory
default conditions, CV#19 is set to "00000000" and a Digital Decoder reset (as in
155 the above instruction) shall be performed.

TTT = 001 Factory Test Instruction - This instruction is used by manufacturers to test decoders
at the factory. It must not be sent by any command station during normal operation.
This instruction may be a multi-byte instruction.

TTT = 010 Reserved for future use

160 TTT = 011 Set Decoder Flags (see [2.2.1.3](#))

TTT = 100 Reserved for future use

| TTT = 101 Set Advanced Addressing (CV#29 bit 5=F) (see[???](#))

TTT = 110 Reserved for future use

TTT = 111 F=1 Decoder Acknowledgment Request

165 **2.2.1.3 Set Decoder Flags (TTT = 011) 000GTTTF**

Set Decoder Flags is an expanded decoder control function that allows for the command station to
turn on or off flags within a specific decoder or within a group of decoders.

This instruction has the format of:

170 {instruction bytes} = 0000011F CCCC0SSS

SSS is the decoder's sub-address. This allows for up to 7 decoders to share the same decoder
primary address, yet have certain functions (such as Configuration Variable Access Instructions) be
performed on an individual basis. If SSS = 000 then the operation affects all decoders within the
175 group. The decoder sub-address is defined in ~~CV15~~[CV16](#).

CCCC is defined in the following Table 2:

CCCC	Meaning	Action if F = 1	Scope
0000	Disable 111 Instructions ¹	Instruction is ignored for all sub addresses.	Until next Digital Decoder Reset Packet is received.
0100	Disable Decoder Acknowledgement Request Instruction	Acknowledgement and Address are not transmitted in response to a Decoder Acknowledgement Instruction for all sub addresses.	Until power is removed long enough to power down the decoder.
0101	Activate Bi-Directional Communications	Bi-Directional Communications are enabled per CVs (See note below).	Permanent (sets CV 29 (or 541), bit 3) or internal Flag if sent to Consist Address.
1000	Set Bi-Directional Communications	Bi-Directional communications are enabled for specified sub address; all other sub addresses are disabled. (Not valid at Consist Address).	Permanent (sets CV 29, bit 3)
1001	Set 111 Instruction	Enables 111 ² Instructions for specified sub-address, all other sub addresses are disabled. (Not valid at Consist Address).	Permanent (sets CV 3216, bit 1)
1111	Accept 111 Instructions	All multi-CV programming instructions are now valid.	One-Time

Commented [JM2]: Reinhard, "Furthermore, the sub address SSS should be compared to CV 16 and not CV 15. From S-9.2.2:
"Assign a number to CV16 in each decoder (i.e. 1 to motor decoder, 2 to sound decoder, 3 or higher to other decoders) before the decoders are installed in the locomotive."

- 180 Note: This command is valid at both the decoder's base address and (if active) the consist address. If sent to the base address, the command affects both the base address and the active consist address (if any). If sent to the consist address, and F=0 this command has no effect on the base address. If sent to the consist address, and F=1 this command has no effect.

Formatted: Heading 4

185 2.2.2 Consist Control (GTTT = 1000)

This instruction controls consist setup and activation or deactivation.

When Consist Control is in effect, the decoder will ignore any speed or direction instructions addressed to its normal locomotive address (unless this address is the same as it's consist address). Speed and direction instructions now apply to the consist address only.

- 190 Functions controlled by instruction 100 and 101 will continue to respond to the decoders baseline address. Functions controlled by instructions 100 and 101 also respond to the consist address if the appropriate bits in CVs #21 and 22 have been activated.

- 195 By default all forms of Bi-directional communication are not activated in response to commands sent to the consist address until specifically activated by a Decoder Control instruction. Operations mode acknowledgement and Data Transmission applies to the appropriate commands at the respective decoder addresses.

The format of this instruction is:

{instruction bytes} = 0001TTTT 0 0AAAAAAA

200

¹ This instruction also applies to accessory decoders.

² 111 is Configuration Variable (CV) access instructions.

A value of “1” in bit 7 of the second byte is reserved for future use. Within this instruction TTTT contains a consist setup instruction, and the AAAAAAA in the second byte is a seven bit consist address. If the address is "0000000" then the consist is deactivated. If the address is non-zero, then the consist is activated.

- 205 If the consist is deactivated (by setting the consist to ‘0000000’), the Bi-Directional communications settings are set as specified in CVs 26-28.

When operations-mode acknowledgement is enabled, all consist commands must be acknowledged via operations-mode acknowledgement.

- 210 The format for TTTT shall be:

TTTT=0010 Set the consist address as specified in the second byte, and activate the consist. The consist address is stored in bits 0-6 of CV #19 and bit 7 of CV #19 is set to a value of 0. The direction of this unit in the consist is the normal direction. If the consist address is 0000000 the consist is deactivated.

- 215 TTTT=0011 Set the consist address as specified in the second byte and activate the consist. The consist address is stored in bits 0-6 of CV #19 and bit 7 of CV#19 is set to a value of 1. The direction of this unit in the consist is opposite its normal direction. If the consist address is 0000000 the consist is deactivated.

All other values of TTTT are reserved for future use.

- 220 **2.3.1 Advanced Operations Instruction (CCC=001)**

These instructions control advanced decoder functions. Only a single advanced operations instruction may be contained in a packet.

The format of this instruction is 001GGGGG 0 DDDDDDDD

- 225 The 5-bit sub-instruction GGGGG allows for 32 separate Advanced Operations Sub-Instructions.

2.3.1.1 GGGGG = 11111: 128 Speed Step Control

Instruction "11111" is used to send one of 126 *Digital Decoder* speed steps. The subsequent single byte shall define speed and direction with bit 7 being direction ("1" is forward and "0" is reverse) and the remaining bits used to indicate speed. The most significant speed bit is bit 6. A data-byte value of U0000000 is used for stop, and a data-byte value of U0000001 is used for emergency stop. This allows up to 126 speed steps. When operations mode acknowledgment is enabled, receipt of a 128 Speed Step Control packet must be acknowledged with an operations mode acknowledgement.

230

2.3.1.2 GGGGG = 11110: Restricted Speed Step Instruction

Instruction “11110” is used to restrict the maximum speed of a decoder. Bit 7 of the data byte (‘DDDDDDDD’ above) is used to enable (‘0’) or disable (‘1’) restricted speed operation. Bits 0-5 of the Data byte are the Speed Steps defined in S-9.2³. When operations mode acknowledgment is enabled, receipt of a Restricted Speed Instruction must be acknowledged with an operations mode acknowledgement.

240

³ In 128 speed step mode, the maximum restricted speed is scaled from 28 speed mode.

2.3.1.3 GGGGG = 11101: Analog Function Group

The format of this instruction is 00111101 0 VVVVVVVV 0 DDDDDDDD where

245 VVVVVVVV - Analog Function Output (0-255)
DDDDDDDD - Analog Function Data (0-255)

Analog Output Use:
00000001 Volume Control

250 All other values of VVVVVVVV are reserved. This function must not be used to control the speed of a mobile decoder.

255 When operations mode acknowledgment is enabled, receipt of a Analog Function Group Instruction must be acknowledged with an operations mode acknowledgement.

The remaining 29 instructions are reserved for future use.

2.3.2 Speed and Direction Instructions (CCC=010 and CCC=011)

260 These two instructions have these formats:
for Reverse Operation 010DDDDD
for Forward Operation 011DDDDD

265 A speed and direction instruction is used to send information to motors connected to Multi-Function *Digital Decoders*. Instruction "010" indicates a Speed and Direction Instruction for reverse operation and instruction "011" indicates a Speed and Direction Instruction for forward operation. In these instructions the data is used to control speed with bits 0-3 being defined exactly as in S-9.2 Section B. If Bit 1 of CV#29 has a value of one (1), then bit 4 is used as an intermediate speed step, as defined in S-9.2, Section B. If Bit 1 of CV#29 has a value of zero (0), then bit 4 shall be used to control FL⁴. In this mode, Speed U0000 is stop, speed U0001 is emergency stop, speed U0010 is the first speed step and speed U1111 is full speed. This provides 14 discrete speed steps in each direction.

275 If a decoder receives a new speed step that is within one step of current speed step, the Digital Decoder may select a step half way between these two speed steps. This provides the potential to control 56 speed steps should the command station alternate speed packets. Decoders may ignore the direction information transmitted in a broadcast packet for Speed and Direction commands that do not contain stop or emergency stop information. When operations mode acknowledgment is enabled, receipt of any speed and direction packet must be acknowledged with an operations mode acknowledgement.

280
|

⁴ FL is used for the control of the headlights.

2.3.3 Function Group One Instruction (CCC=100)⁵

The format of this instruction is 100DDDDDD

285 Up to 5 auxiliary functions (functions FL and F1-F4) can be controlled by the Function Group One instruction. Bits 0-3 shall define the value of functions F1-F4 with function F1 being controlled by bit 0 and function F4 being controlled by bit 3. A value of "1" shall indicate that the function is "on" while a value of "0" shall indicate that the function is "off". If Bit 1 of CV#29 has a value of one (1), then bit 4 controls function FL, otherwise bit 4 has no meaning.

290 When operations mode acknowledgment is enabled, receipt of a function group 1 packet must be acknowledged according with an operations mode acknowledgement.

2.3.4 Function Group Two Instruction (CCC=101)⁶

295 This instruction has the format 101SDDDDDD

Up to 8 additional auxiliary functions (F5-F12) can be controlled by a Function Group Two instruction. Bit 4 defines the use of Bits 0-3. When bit 4 (S) is '1', Bits 0-3 (DDDD) shall define the value of functions F5-F8 with function F5 being controlled by bit 0 and function F8 being controlled by bit 3. When bit 4 (S) is '0', Bits 0-3 (DDDD) shall define the value of functions F9-F12 with function F9 being controlled by bit 0 and function F12 being controlled by bit 3. A value of "1" shall indicate that the function is "on" while a value of "0" shall indicate that the function is "off".

305 When operations mode acknowledgment is enabled, receipt of function group 2 packet shall be acknowledged according with an operations mode acknowledgement.

2.3.5 Feature Expansion Instruction (CCC=110)

310 The instructions in this group provide for support of additional features within decoders. (See TN-3-05)

The format of two byte instructions in this group is:
110GGGGG 0 DDDDDDDDD

315 The format of three byte instructions in this group is:
110GGGGG 0 DDDDDDDDD 0 DDDDDDDDD

The 5-bit sub-instruction GGGGG allows for 32 separate Feature Expansion Sub-instructions.

320

⁵ Any function in this packet group may be directionally qualified.

⁶ Any function in this packet group may be directionally qualified.

2.3.5.1 GGGGG = 00000: Binary State Control Instruction long form⁷

Sub instruction "00000" is a three byte instruction and provides for control of one of 32767 binary states within the decoder. The two bytes following this instruction byte have the format DLLLLLLL 0 HHHHHHHH". Bits 0-6 of the first data byte (LLLLLLL) shall define the low order bits of the binary state address; bits 0-7 of the second data byte (HHHHHHHH) shall define the high order bits of binary state address. The addresses range from 1 to 32767. Bit 7 of the second byte (D) defines the binary state. A value of "1" shall indicate that the binary state is "on" while a value of "0" shall indicate that the binary state is "off". The value of 0 for the address is reserved as broadcast to clear or set all 32767 binary states. An instruction

"11000000 0 00000000 0 00000000" sets all 32767 binary states to off.

Binary states accessed with all high address bits set to zero would be the same as accessed by the short form of the binary state control. Command stations shall use the short form in this case, i.e. Binary State Controls 1 to 127 should always be addressed using the short form. Decoders supporting the long form shall support the short form as well.

2.3.5.2 GGGGG = 00001: Time and Date Command

The command station should transmit model time at most once every (model) minute. The command station may skip the time command if other packets need the bandwidth. Skipped or missing times must be tolerated by the decoders and can be replaced (internal to the decoder) with the clock ratio. The date command is transmitted (at least three times) only if changed.

The general format is;

{preamble} 0 [00000000] 1 [110-00001] 1 [CCxxxxxx] 1 [xxxxxxxx] 1 [xxxxxxxx] 1 {xor checksum} 0

The Packet is always sent to broadcast short address 0. See the first bracket [00000000]. The command is four bytes. The value in CC determines the information in the packet.

When CC=00, Time Command. The format of the instruction is:

{preamble} 0 [00000000] 1 [110-00001] 1 [00MMMMMM] 1 [WWWHHHHH] 1 [U0BBBBBB] 1 {xor checksum} 0

MMMMMM = minutes. Value range: 0..59

WWW = Day of the week. Value range: 0 = Monday, 1 = Tuesday, 2 = Wednesday, 3 = Thursday, 4 = Friday, 5 = Saturday, 6 = Sunday, 7=not supported

HHHHH = hours. Value range: 0..23

U = Update. If U = 1 the time has changed significantly since the last update. This bit is normally 0.

BBBBBB = acceleration factor. Value range 0..63. 0 = clock has stopped, 1 = real time, 2 = clock runs 2x real time, 3 = 3x real time, 4= 4x real time etc.

When CC = 01, Date Command. The format is;

⁷ Addresses 1-15 are reserved for NMRA Bidirectional communication see S-9.3.2. Address 28 is reserved for Advanced Extended Packet Formats see S-9.2.1.1

Commented [JM3]: Jindrich suggested adding this.

Formatted: Font color: Auto

{preamble} 0 [00000000] 1 [110-00001] 1 [010TTTTT] 1 [MMMMYYYY] 1 [YYYYYYYY] 1
{xor checksum} 0

TTTTT = Day of the month. Value range: 1..31

MMMM = Month. Value range: 1..12. 1 = January, 2 = February, 3 = March etc.

YYYYYYYYYYYY = year. Value range: 0..4095. Least significant bits in the 5th byte. Most significant bits in the 4th byte with the months.

GG = 10 reserved

GG = 11 reserved

2.3.5.3 GGGGG=00010 System time)

The command for the system time is three bytes long and has the format:

{preamble} 0 [00000000] 1 [110-00010] 1 [MMMMMMMM] 1 [MMMMMMMM] 1 {xor checksum} 0

The bits marked 'M', indicate milliseconds since system startup. The maximum value is 0xFFFF = 65535 and corresponds to about 65.5 seconds. The third byte contains the most significant bits, the fourth byte contains the least significant bits. When the maximum value is reached, the counter starts again at 0. When determining relative times of up to one minute can easily be worked with a 16 bit integer without an error due to an overflow.

This timestamp refers to the beginning of the start bit. If this feature is implemented it is recommended the command station send this packet once approximately every 30 seconds to ensure adequate synchronization.

2.3.5.4 GGGGG-GGGGG = 11101: Binary State Control Instruction short form⁸

Sub-instruction "11101" is a two byte instruction and provides for control of one of 127 binary states within the decoder. The single byte following this instruction byte has the format DLLLLLLL.

{preamble} 0 [00000000] 1 [110-11101] 1 [DLLLLLLL] 1 {xor checksum} 0

Bits 0-6 of the second byte (LLLLLLL) shall define the number of the binary state starting with 1 and ending with 127. Bit 7 (D) defines the binary state. A value of "1" shall indicate the binary state is "on" while a value of "0" shall indicate the binary state is "off". The value of 0 for LLLLLLL is reserved as broadcast to clear or set all 127 binary states accessible by the short form of the binary state control. An instruction "11011101 0 00000000" sets all 127 binary states accessed by this instruction to off.

Binary State Controls are quite similar to Functions, as they may control any output, sound or any other feature of digital nature within a decoder in direct response to a packet received. But Binary

⁸ Addresses 1-15 are reserved for NMRA Bidirectional communication see S-9.3.2. Address 28 is reserved for Advanced Extended Packet Formats see S-9.2.1.1

State Controls do have a different access method and function space. Therefore they have a different name.

410 Binary state control packets – both short and long form – will not be refreshed. Therefore non-volatile storage of the function status is suggested. When operations mode acknowledgment is enabled, receipt of a Binary State Control packet shall be acknowledged accordingly with an operations mode acknowledgment. Consult the Technical Note(s) for additional information on this instruction. (See TN-4-05)

415 Binary states 1 - 15, reserved for NMRA Bi-Directional Communications, see S-9.3.2

Binary state 28, reserved for Advanced Extended Packet Format, see S-9.2.1.1

2.3.7.5 ~~CCCCC~~GGGGG = 11110: F13-F20 Function Control

420 Sub-instruction “11110” is a two byte instruction and provides for control of eight (8) additional auxiliary functions F13-F20.

{preamble} 0 [00000000] 1 [110-11110] 1 [FFFFFFFF] {xor checksum} 0

425 The single byte following this instruction byte indicates whether a given function is turned on or off, with the least significant bit (Bit 0) controlling the lower function. In this case F13, and the most significant bit (bit 7) controlling the higher function. In this case F20. A value of “1” in F for a given function shall indicate the function is “on” while a value of “0” in F for a given function shall indicate a given function is “off”. It is recommended, but not required, that the status of these functions be saved in decoder storage such as NVRAM. It is not required, and should not be assumed that the state of these functions is constantly refreshed by the command station. Command Stations that generate these packets, and which are not periodically refreshing these functions, must send at least two repetitions of these commands when any function state is changed. When operations mode acknowledgment is enabled, receipt of an F13-F20 Function Control packet shall be acknowledged accordingly with an operations mode acknowledgement. Consult the Technical Note(s), TN-4-05, for additional information on this instruction.

435 2.3.7.6 ~~2.3.7.6~~ ~~CCCCC~~GGGGG = 11111: F21-F28 Function Control

Sub-instruction “11111” is a two byte instruction and provides for control of eight (8) additional auxiliary functions F21-F28.

{preamble} 0 [00000000] 1 [110-11111] 1 [FFFFFFFF] {xor checksum} 0

440 The single byte following this instruction byte indicates whether a given function is turned on or off, as described above in 2.3.9

2.3.7.7 ~~CCCCC~~GGGGG = 11000: F29-F36 Function Control

Sub-instruction “11000” is a two byte instruction and provides for control of eight (8) additional auxiliary functions F29-F36.

{preamble} 0 [00000000] 1 [110-11000] 1 [FFFFFFFF] {xor checksum} 0

445 The single byte following this instruction byte indicates whether a given function is turned on or off, as described above in 2.3.9

Formatted: Indent: Left: 0.25", Hanging: 0.25", Outline numbered + Level: 4 + Numbering Style: 1, 2, 3, ... + Start at: 6 + Alignment: Left + Aligned at: 0.88" + Indent at: 1.63"

2.3.7.8 ~~CCCCC~~ GGGGG = 11001: F37-F44 Function Control

Sub-instruction “11001” is a two byte instruction and provides for control of eight (8) additional auxiliary functions F37-F44.

{preamble} 0 [00000000] 1 [110-11001] 1 [FFFFFFFF] {xor checksum} 0

The single byte following this instruction byte indicates whether a given function is turned on or off, as described above in 2.3.9

2.3.7.9 ~~CCCCC~~ GGGGG = 11010: F45-F52 Function Control

Sub-instruction “11010” is a two byte instruction and provides for control of eight (8) additional auxiliary functions F45-F52.

{preamble} 0 [00000000] 1 [110-11010] 1 [FFFFFFFF] {xor checksum} 0

The single byte following this instruction byte indicates whether a given function is turned on or off, as described above in 2.3.9

2.3.7.10 ~~CCCCC~~ GGGGG = 11011: F53-F60 Function Control

Sub-instruction “11011” is a two byte instruction and provides for control of eight (8) additional auxiliary functions F53-F60.

{preamble} 0 [00000000] 1 [110-11011] 1 [FFFFFFFF] {xor checksum} 0

The single byte following this instruction byte indicates whether a given function is turned on or off, as described above in 2.3.9

2.3.7.11 GGGGG = 11100: F61-F68 Function Control

Sub-instruction “11100” is a two byte instruction and provides for control of eight (8) additional auxiliary functions F61-F68.

{preamble} 0 [00000000] 1 [110-11100] 1 [FFFFFFFF] {xor checksum} 0

The single byte following this instruction byte indicates whether a given function is turned on or off, as described above in 2.3.9

The remaining 23 sub-instructions are reserved by the NMRA for future use.⁹

2.3.8 Configuration Variable Access Instruction (111)

The Configuration Variable Access instructions are intended to set up or modify Configurations Variables either on the programming track or on the main line. There are two forms of this instruction. The short form is for modifying selected frequently modified Configuration Variables. The long form is for verifying or modifying any selected Configuration Variable. Only a single configuration variable access instruction may be contained in a packet.

⁹ The NMRA shall not issue a NMRA Conformance Warrant for any product that uses an instruction or sub-instruction that has been reserved by the NMRA.

2.3.8.1 Configuration Variable Access Acknowledgment

480 If a configuration variable access acknowledgment is required, and the decoder has decoder
operations-mode acknowledgment enabled, the decoder shall respond with an operations mode
acknowledgment.

2.3.8.2 Configuration Variable Access Instruction - Short Form

This instruction has the format of;

485 1111GGGG 0 DDDDDDDDD

The 8 bit data DDDDDDDDD is placed in the configuration variable identified by GGGG according
to the following table.

490 GGGG = 0000 - Not available for use
GGGG = 0010 - Acceleration Value (CV#23)
GGGG = 0011 - Deceleration Value (CV#24)
GGGG = 0100 - Long Address Value (CV#17 & CV#18)
GGGG = 0101 - Indexed CV Value (CV#31 & CV#32)
495 GGGG = 1001 - See S-9.2.3, Appendix B

NOTE: When writing long address (CV#17 & CV#18) both must be written at the same time as well
as changing bit 5 in CV#29 for long (4 digit) addresses.

When writing indexed CVs (CV#31 & CV#31) both must be written at the same time.

500

The remaining values of GGGG are reserved and will be selected by the NMRA as need is
determined.

505 Two identical packets are necessary to change a configuration variable using this instruction. If the
decoder successfully receives both packets, it shall respond with an operations mode
acknowledgment. This is known to exceed the 6 byte packet length and is an approved exception,
since the two identical packet rule ensures added data integrity. XPOM is a requirement to
implement Advanced Extended Packet Formats defined in S-9.2.1.1

2.3.8.3 Configuration Variable Access Instruction - Long Form

510 The long form allows the direct manipulation of all CVs¹⁰. This instruction is valid both when the
Digital Decoder has its long address active and short address active. Digital Decoders shall not act
on this instruction if sent to its consist address. The format of the instructions using Direct CV
addressing is:

515 1110GGVV 0 VVVVVVVV 0 DDDDDDDDD

The actual Configuration Variable desired is selected via the 10-bit address with the 2-bit address
(VV) in the first data byte being the most significant bits of the address. The Configuration variable
being addressed is the provided 10-bit address plus 1. For example, to address CV#1 the 10 bit
520 address is "00 00000000".

¹⁰ Because of the length of this instruction, care must be taken to ensure that the maximum time between packets is not
exceeded.

The defined values for Instruction type (CC) are:

GG=00 Reserved for future use

GG=01 Verify byte

GG=11 Write byte

GG=10 Bit manipulation

Type = "01" VERIFY BYTE

The contents of the Configuration Variable as indicated by the 10-bit address are compared with the data byte (DDDDDDDD). If the decoder successfully receives this packet and the values are identical, the Digital Decoder shall respond with the contents of the CV as the Decoder Response Transmission, if enabled.

Type = "11" WRITE BYTE

The contents of the Configuration Variable as indicated by the 10-bit address are replaced by the data byte (DDDDDDDD). Two identical packets are needed before the decoder shall modify a configuration variable¹¹. These two packets need not be back to back on the track. However any other packet to the same decoder will invalidate the write operation. (This includes broadcast packets.) If the decoder successfully receives this second identical packet, it shall respond with a configuration variable access acknowledgment.

Type = "10" BIT MANIPULATION

The bit manipulation instructions use a special format for the data byte (DDDDDDDD):

111FDBBB

Where BBB represents the bit position within the CV, D contains the value of the bit to be verified or written, and F describes whether the operation is a verify bit or a write bit operation.

F = "1" WRITE BIT

F = "0" VERIFY BIT

The VERIFY BIT and WRITE BIT instructions operate in a manner similar to the VERIFY BYTE and WRITE BYTE instructions (but operates on a single bit). Using the same criteria as the VERIFY BYTE instruction, an operations mode acknowledgment will be generated in response to a VERIFY BIT instruction if appropriate. Using the same criteria as the WRITE BYTE instruction, a configuration variable access acknowledgment will be generated in response to the second identical WRITE BIT instruction if appropriate.

2.4 Accessory Digital Decoder Packet Formats

Accessory Digital Decoders are intended for control of a number of simple functions such as switch machine control or turning on and off lights. It is permissible to develop *Digital Decoders* that respond to multiple addresses so that more devices can be controlled by a single *Digital Decoder*.

¹¹ Note that CV 17 and CV 18 are a "paired CV". A "paired CV" refers to a pair of CVs which taken together hold one piece of data. A WRITE BYTE instruction to CV17 will take effect only when CV18 is written. Other paired CVs will work in a similar manner. See S-9.2.2 for more information on paired CVs.

2.4.1 Basic Accessory Decoder Packet Format

The format for packets intended for Accessory Digital Decoders is:

{preamble} 0 10AAAAAA 0 1AAACDDD 0 EEEEEEEE 1

Accessory Digital Decoders can be designed to control momentary or constant-on devices, the duration of time each output is active being controlled by configuration variables CVs #515 through 518. Bit 3 of the second byte "C" is used to activate or deactivate the addressed device. (Note if the duration the device is intended to be on is less than or equal the set duration, no deactivation is necessary.) Since most devices are paired, the convention is that bit "0" of the second byte is used to distinguish between which of a pair of outputs the accessory decoder is activating or deactivating. Bits 1 and 2 of byte two are used to indicate which of 4 pairs of outputs the packet is controlling. The most significant bits of the 9-bit address are bits 4-6 of the second data byte. By convention these bits (bits 4-6 of the second data byte) are in ones complement¹².

If operations-mode acknowledgement is enabled, receipt of a basic accessory decoder packet must be acknowledged with an operations-mode acknowledgement. Refer to S-9.3.2 Bi-Directional Communications.

2.4.2 Extended Accessory Decoder Control Packet Format

The Extended Accessory Decoder Control Packet is included for the purpose of transmitting aspect control to signal decoders or data bytes to more complex accessory decoders. Each signal head can display one aspect at a time.

{preamble} 0 10AAAAAA 0 0AAA0AA1 0 000XXXXX 0 EEEEEEEE 1

XXXXXX is for a single head. A value of 00000 for XXXXX indicates the absolute stop aspect. All other aspects represented by the values for XXXXX are determined by the signaling system used and the prototype being modeled.

If operations-mode acknowledgement is enabled, receipt of an extended accessory decoder packet must be acknowledged with an operations-mode acknowledgement.

2.4.3 Broadcast Command for Basic Accessory Decoders

The format for the broadcast instruction is:

{preamble} 0 10111111 0 1000CDDD 0 EEEEEEEE 1

This packet shall be executed by all accessory decoders. CDDD is defined as specified in the paragraph on Basic Accessory Decoder Packet Format.

2.4.4 Broadcast Command for Extended Accessory Decoders

The format for the broadcast instruction is:

{preamble} 0 10111111 0 00000111 0 000XXXXX 0 EEEEEEEE 1

All extended accessory decoders must execute this packet. XXXXX is defined as specified in the paragraph on Extended Accessory Decoder Packet Format.

¹² E.G. the ones complement of 000 is 111, ones complement of 001 is 110, of 010 is 101 etc.

610 **2.4.5 Accessory Decoder Configuration Variable Access Instruction**
Accessory decoders can have their Configuration variables changed in the same method as locomotive decoders using the **Configuration Variable Access Instruction - Long Form** instruction defined above. For the purpose of this instruction, the accessory decoders' address is expanded to two bytes in the following method. If operations-mode acknowledgement is enabled, the receipt of an Accessory Decoder Configuration Variable Access instruction must be acknowledged in the same manner as the Configuration Variable Access Instruction – Long Form.
615

2.4.6 Basic Accessory Decoder Packet address for operations mode programming

10AAAAAA 0 1AAACDDD
620 Where DDD is used to indicate the output whose CVs are being modified and C=1.
If CDDD= 0000 then the CVs refer to the entire decoder. The resulting packet would be
{preamble} 10AAAAAA 0 1AAACDDD 0 (1110CCVV 0 VVVVVVVV 0 DDDDDDDD) 0
EEEEEEEE 1
625 Accessory Decoder Address (Configuration Variable Access Instruction) Error Byte

2.4.7 Extended Decoder Control Packet address for operations mode programming

630 10AAAAAA 0 0AAA0AA1
Please note that the use of 0 in bit 3 of byte 2 is to ensure that this packet cannot be confused with the legacy accessory-programming packets. The resulting packet would be:
635 {preamble} 10AAAAAA 0 0AAA0AA1 0 (1110CCVV 0 VVVVVVVV 0 DDDDDDDD) 0
EEEEEEEE 1
Signal Decoder Address (Configuration Variable Access Instruction) Error Byte

640 Extended Decoder Control Packets for Operations Mode Programming (XPOM) is required for S-9.2.1.1. Some packets will exceed 6 bytes in length. To assure data integrity a CRC will be used in addition to an XOR checksum on packets greater than 6 bytes. Further, two identical write packets must be received in succession for a valid write instruction to be executed.

2.5 Operations Mode Acknowledgment

645 The operations-mode acknowledgment mechanism as defined in S-9.3.2 are the only valid acknowledgement in operations mode. Whenever an acknowledgment is requested, the decoder shall respond using this mechanism described in S-9.3.2.

3 Document History

Date	Description
------	-------------

July 1995	First Release
March 1997	Revisions approved by NMRA BOD
July 2003	Revisions approved by NMRA BOD
January 2006	Revisions approved by NMRA BOD
July 2009	Edited to agree with S-9.2.2
July 2012	Became a Standard
26 -Sep-2021	Migrated to new template. Error corrections. Added time clock Standards. Added instruction types G and T for clarity. Added Function Groups F29-F68. Added information to harmonize with S-9.2.1.1, S-9.3.2, RCN-214 & RCN-212

4 Appendix A.

This Appendix contains additional useful information and/or legacy instructions. A DCC product need not implement any items described in this appendix.

4.5 Accessory Decoder Configuration Variable Access Instruction¹³

The following command is included for backward compatibility for some older accessory decoders. Its use is discouraged in new decoder designs.

The format for Accessory Decoder Configuration Variable Access Instructions is:

{preamble} 0 10AAAAAA 0 0AAA11VV 0 VVVVVVVV 0 DDDDDDDD 0 EEEEEEE 1

Where:

A = Decoder address bits

V = Desired CV address - (CV 513 = 10 00000000)

D = Data for CV

The bit patterns described by VV VVVVVVVV in the second and third bytes and DDDDDDDD in the fourth byte are also identical to the corresponding bits in the Configuration Variable Access Instruction - Long Form (see S-9.2.1).

The purpose of this instruction is to provide a means of programming all parameters of an accessory decoder after it is installed on the layout. It is recommended that Command Stations exercise caution if changes to the address (CV 513 and CV 521) are allowed.

¹³ For backward compatibility, decoders should check the length of instruction packets when bit 7 of byte 2 is zero.

Important Notices and Disclaimers Concerning NMRA Standards Documents

The Standards (S), Recommended Practices (RP), Technical Note (TN), and Technical Information (TI) documents of the National Model Railroad Association ("NMRA Standards documents") are made available for use subject to important notices and legal disclaimers. These notices and disclaimers, or a reference to this page, appear in all standards and may be found under the heading "Important Notices and Disclaimers Concerning NMRA Standards Documents."

Notice and Disclaimer of Liability Concerning the Use of NMRA Standards Documents

NMRA Standards documents are developed within the Standards and Conformance Department of the NMRA in association with certain Working Groups, members, and representatives of manufacturers and sellers. NMRA develops its standards through a consensus development process, which brings together volunteers representing varied viewpoints and interests to achieve the final product. NMRA Standards documents are developed by volunteers with modeling, railroading, engineering, and industry-based expertise. Volunteers are not necessarily members of NMRA, and participate without compensation from NMRA.

NMRA does not warrant or represent the accuracy or completeness of the material contained in NMRA Standards documents, and expressly disclaims all warranties (express, implied and statutory) not included in this or any other document relating to the standard or recommended practice, including, but not limited to, the warranties of: merchantability; fitness for a particular purpose; non-infringement; and quality, accuracy, effectiveness, currency, or completeness of material. In addition, NMRA disclaims any and all conditions relating to results and workmanlike effort. In addition, NMRA does not warrant or represent that the use of the material contained in NMRA Standards documents is free from patent infringement. NMRA Standards documents are supplied "AS IS" and "WITH ALL FAULTS."

Use of NMRA Standards documents is wholly voluntary. The existence of an NMRA Standard or Recommended Practice does not imply that there are no other ways to produce, test, measure, purchase, market, or provide other goods and services related to the scope of the NMRA Standards documents. Furthermore, the viewpoint expressed at the time that NMRA approves or issues a Standard or Recommended Practice is subject to change brought about through developments in the state of the art and comments received from users of NMRA Standards documents.

In publishing and making its standards available, NMRA is not suggesting or rendering professional or other services for, or on behalf of, any person or entity, nor is NMRA undertaking to perform any duty owed by any other person or entity to another. Any person utilizing any NMRA Standards document, should rely upon their own independent judgment in the exercise of reasonable care in any given circumstances or, as appropriate, seek the advice of a competent professional in determining the appropriateness of a given NMRA Standards document.

IN NO EVENT SHALL NMRA BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO: THE NEED TO PROCURE SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE PUBLICATION, USE OF, OR RELIANCE UPON ANY STANDARD OR RECOMMENDED PRACTICE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE AND REGARDLESS OF WHETHER SUCH DAMAGE WAS FORESEEABLE.

Translations

NMRA's development of NMRA Standards documents involves the review of documents in English only. In the event that an NMRA Standards document is translated, only the English version published by NMRA is the approved NMRA Standards document.

Official Statements

A statement, written or oral, that is not processed in accordance with NMRA policies for distribution of NMRA communications, or approved by the Board of Directors, an officer or committee chairperson, shall not be considered or inferred to be the official position of NMRA or any of its committees and shall not be considered to be, nor be relied upon as, a formal position of NMRA.

Comments on Standards

Comments for revision of NMRA Standards documents are welcome from any interested party, regardless of membership. However, **NMRA does not provide interpretations, consulting information, or advice pertaining to NMRA Standards documents.**

Suggestions for changes in documents should be in the form of a proposed change of text, together with appropriate supporting comments. Since NMRA standards represent a consensus of concerned interests, it is important that any responses to comments and questions also receive the concurrence of a balance of interests. For this reason, NMRA, its departments, Working Groups or committees cannot provide an instant response to comments, or questions except in those cases where the matter has previously been addressed. For the same reason, NMRA does not respond to interpretation requests. Any person who would like to participate in evaluating comments or in revisions to NMRA Standards documents may request participation in the relevant NMRA working group.

Laws & Regulations

Users of NMRA Standards documents should consult all applicable laws and regulations. Compliance with the provisions of any NMRA Standards document does not constitute compliance to any applicable regulatory requirements. Implementers of the standard are responsible for observing or referring to the applicable regulatory requirements. NMRA does not, by the publication of NMRA Standards documents, intend to urge action that is not in compliance with applicable laws, and NMRA Standards documents may not be construed as doing so.

Copyrights

NMRA Standards documents are copyrighted by NMRA under US and international copyright laws. They are made available by NMRA and are adopted for a wide variety of both public and private uses. These include both use, by reference, in laws and regulations, and use in private self-regulation, standardization, and the promotion of modeling, structural and engineering practices and methods. By making NMRA Standards documents available for use and adoption by public authorities and private users, NMRA does not waive any rights in copyright to the NMRA Standards documents.

IMPORTANT NOTICE

NMRA Standards documents do not guarantee or ensure safety, security, health, or environmental protection, or ensure against interference with or from other systems, devices or networks. NMRA Standards documents development activities consider research and information presented to the standards development group in developing any safety recommendations. Other information about safety practices, changes in technology or technology implementation, or impact by peripheral systems also may be pertinent to safety considerations during implementation of the standard. Implementers and users of NMRA Standards documents are responsible for determining and complying with all appropriate safety, security, environmental, health, and interference protection practices and all applicable laws and regulations.