```
Courses
                        input cin;
   <u>Main</u>
                        output[3:0] S;
                        output cout;
 Students
   <u>Staff</u>
                        wire c1, c2, c3;
                        // 4 instantiated 1-bit full adders
                        FA_Struct fa0 (A[0], B[0], cin, c1, S[0]);
Students
                        FA_Struct fal (A[1], B[1], c1, c2, S[1]);
                        FA_Struct fa2 (A[2], B[2], c2, c3, S[2]);
                        FA_Struct fa3 (A[3], B[3], c3, cout, S[3]);
           <u>Notices</u>
                       endmodule
```

Give Attendance <u>Details</u> Change Password

May 13, 2022 14:07:49

Enter Name **Assignments Attendance Log**

Section: 1

```
• This is a recursively described 4-bit ripple carry adder in terms of full adders
```

• Note that bundles of related bits can be represented as bit vectors; in this case the inputs and outputs are represented as bit vectors

Structural specification of a DFF

`timescale 10us/1ms

module rca4(A, B, cin, S, cout);

input[3:0] A, B;

```
module dff_Struct(clk, D, Q);
 input clk, D;
 output Q;
 wire clk, s0, s1, D, Q, Q_BAR; // internal nets
 nand U1 (s0,D,clk); // U1: local name of the nand instance
 nand U2 (s1,s0,clk); // U2: local name of the nand instance
 nand U3 (Q,Q_BAR,s0); // U3: local name of the nand instance
 nand U4 (Q_BAR,Q,s1); // U4: local name of the nand instance
{\tt endmodule}
module top();
// Testbench of above code
wire clk, D, Q, Q_BAR; // internal nets
dff_Struct U1 (clk, D, Q);
initial begin
 $monitor( "clk = %b D = %b Q = %b Q_BAR = %b" ,clk, D, Q, Q_BAR);
 clk = 0;
D = 0;
 #3 D = 1;
#3 D = 0;
#3 $finish;
always #2 clk = ~clk;
```

Here a structural description of a simple D-FF is shown along with the top module that governs the simulation

- By convention, the topmost module is named top
- It has port and wire specifications as usual
- The module to be simulated is instantiated, in this case: dff_Struct
- Note the use of the sequential procedural statement: initial; it executes only once at the beginning
- It's used in conjunction of a sequentially interpretted group of statements within a block demarcated with begin and end
- The \$monitor statement is much like printf in C; \$monitor displays the values of its parameters every time any of its parameter changes value
- It's convenient for tracking the values of the signals marked for monitoring
- The simulation is orchestrated as follows:
 - 1. clk and D are bot set to 0 2. After a time delay of 3 units, D is set to 1
 - 3. After a time delay of another 3 units, D is set to 0
 - 4. After a time delay of another 3 units, the simulation is terminated
- Also, note that use of the concurrent statement: always
- As the simulation proceeds, always the value of clk is complemented after 2 time units to simulate a free running clock, until the simulation is terminated • `timescale <time_unit>/<time_precision> helps the simulator to interpret the delays

Assignment statement

endmodule

- Encode the (hierarchical) implementation of the sequential double dabble algorithm for eight bits in verilog
- Write the top module to simulate the working of the convertor in the requisite number of clock cycles
- Use iverilog see the notices for the software and also more information on verilog

Marking guidelines

Assignment marking is to be done only after the deadline expires, as submissions gets blocked after the assignment is marked. Enter the breakup of marks while marking.

Using verilog	
properly coding D-FF, multiplexer, the input shift register, a FA, a 4-bit RCA and the nibble converter	5×7=35
Proper coding of the top module	10
Correct simulation	5
Total Marks	50

Assignment submission

A PDF report, as appropriate, should be submitted. Submit all your files together.

Use electronic submission via the WBCM link

You should keep submitting your incomplete assignment from time to time after making some progress, as you can submit any number of times before the deadline expires. You should submit all your files together.

Warning

Cases of copying will be dealt with seriously and severely, with recommendation to the Dean to de-register the student from the course.