```
C++ Source
                                            vcd
#include <fstream>
                                             $timescale 1 ns $end
                                             $var reg 1 x x $end
#include <chdl/chdl.h>
                                             $enddefinitions $end
#include <chdl/techmap.h>
                                             #0
                                             Ôν
int main() {
                                             #1
  using namespace std:
                                             1x
                                             #2
  using namespace chdl:
                                             Ôχ
                                             #3
  node x: x = Reg(!x): TAP(x):
                                             1x
                                            Waveforms
  optimize():
  ofstream vcd("sample.vcd");
                                             Signals—
                                                    Waves
  run(ved, 10):
                                             Time
  ofstream netl("sample.netl"):
  techmap(net1):
  ofstream verilog("sample.v");
                                       Netlist
  print_verilog("top", verilog);
  return 0:
                                       inputs
                                       outputs
                                          x 1
                                       design
Verilog
                                          INV 1 0
                                          DEF 0 1
module top(
phi
);
                                    SPICE Netlist
  input phi;
                                       XO net1 net0 INV
  wire xt
                                       X1 net0 net1 DFF
  assign x = _x1:
  wire __x0:
                                      SPICE Simulation
  reg __x1;
  not __i0(__x0, __x1):
  initial
    begin
                        FPGA
     __x1 <= 0:
  always @ (posedge phi)
    begin
     _x1 <= _x0:
    end
                                        0.5
                                                          2.0
endmodule
                                                 time
```