

## PROJECT 4:

*Nikolay Nikolov*

### Problem 1:

Design a combinational circuit C1 with the following requirements.

The combinational logic C1 should contain at least 8 gates which include at least 3 OR and 3 NAND gates. Make sure that your design be different from those used by other students.

If your design is identical to the one used by other students, further investigation will be conducted and you will be asked to revise your design and redo the work.

### Task 1:

- 1) Draw your circuit




Fig. 1: Circuit Diagram for C1

- 2) You make an identical copy of C1 and name it as C2. Except the inputs, add the index 1 to all the wire names of C1, while adding the index 2 to all the wire names of C2. Assume that the corresponding inputs use the same variable names, respectively.




Fig. 2: C2 diagram

- 3) Download a SAT solver for satisfiability.

4) Prove the equivalence of C1 and C2 by a SAT solver.

```

1  c Nikolay Nikolov
2  c Mini-SAT ECE582
3  p cnf 10 8
4  -1 -2 5 0
5  2 -1 7 0
6  2 5 6 0
7  1 5 4 0
8  1 -2 3 0
9  3 4 8 0
10 6 7 9 0
11 8 9 10 0
12
13 WARNING: for repeatability, setting FPU to use double precision
14 =====| Problem Statistics
15 |
16 |
17 |
18 |
19 |
20 |
21 |
22 =====| Search Statistics
23 |
24 |
25 =====
26 =====
27 restarts          : 1
28 conflicts         : 0          (0 /sec)
29 decisions         : 1          (0.00 % random) (1230 /sec)
30 propagations      : 0          (0 /sec)
31 conflict literals : 0          (-nan % deleted)
32 Memory used       : 12.00 MB
33 CPU time          : 0.000813 s
34
35 SATISFIABLE
36 SAT -1 -2 -3 4 5 -6 7 8 9 -10 0

```

**Task 2:**

Get a circuit C3 from C2 by replacing one gate in C2 with a gate of different functionality. Prove or disprove  $C1=C3$  by a SAT solver.




Fig. 3: C3 Circuit diagram, changing NAND gate at E\_3 with OR gate

```

1 WARNING: for repeatability, setting FPU to use double precision
2 =====| Problem Statistics
3 |
4 |   |
5 |   |
6 |   |
7 |   |
8 |   |
9 |   |
10  =====| Search Statistics
11 | Conflicts | ORIGINAL | LEARNT
12 | Progress | Vars  Clauses Literals | Limit  Clauses Lit/C1

```

```

13 =====
14 =====
15 restarts           : 1
16 conflicts          : 0                (-nan /sec)
17 decisions          : 1                (0.00 % random) (inf /sec)
18 propagations       : 0                (-nan /sec)
19 conflict literals  : 0                (-nan % deleted)
20 Memory used        : 12.00 MB
21 CPU time           : 0 s
22
23 SATISFIABLE
24
25 SAT -1 -2 -3 4 5 -6 7 8 9 -10 0

```

All circuits have the same SAT. Hence they are equivalent. Adding the SAT in the input also gave a satisfiable solution.

```

1 c Nikolay Nikolov
2 c Mini-SAT ECE582
3 p cnf 10 8
4 1 2 5 0
5 2 -1 7 0
6 2 5 6 0
7 1 5 4 0
8 1 -2 3 0
9 3 4 8 0
10 6 7 9 0
11 8 9 10 0
12 -1 -2 -3 4 5 -6 7 8 9 -10 0
13
14 nik@nik~/Downloads/minisat/build $ ./minisat-simp minisat.in
    minisat.out
15 WARNING: for repeatability, setting FPU to use double precision
16 =====[ Problem Statistics
17 |
18 |
19 |
20 |
21 |
22 |
23 |
24 |
25 |
26 |===== [ Search Statistics
    |=====
26 | Conflicts | ORIGINAL | LEARNT
    | Progress |

```

```

27 |           | Vars  Clauses  Literals |      Limit  Clauses  Lit/Cl
28 |           |
29 |=====|
30 restarts           : 1
31 conflicts           : 0              (-nan /sec)
32 decisions           : 1              (0.00 % random) (inf /sec)
33 propagations        : 0              (-nan /sec)
34 conflict literals   : 0              (-nan % deleted)
35 Memory used         : 12.00 MB
36 CPU time            : 0 s
37
38 SATISFIABLE
39
40 SAT
41 -1 2 3 4 5 -6 -7 8 9 -10 0
42
43 WARNING: for repeatability, setting FPU to use double precision
44 |=====| Problem Statistics
45 |
46 |
47 |=====|
48 |
49 |
50 |
51 |
52 |
53 |=====| Search Statistics
54 |=====|
55 | Conflicts | ORIGINAL | LEARNT
56 | Progress | Vars  Clauses  Literals |      Limit  Clauses  Lit/Cl
57 |=====|
58 restarts           : 1
59 conflicts           : 0              (0 /sec)
60 decisions           : 1              (0.00 % random) (674 /sec)
61 propagations        : 0              (0 /sec)
62 conflict literals   : 0              (-nan % deleted)
63 Memory used         : 12.00 MB
64 CPU time            : 0.001483 s
65

```

```
66 SATISFIABLE
67
68 SAT
69 -1 -2 -3 4 5 -6 7 8 9 -10 0
```

## Problem 2.

Equivalence checking by implicit state enumeration.

Consider the product machine with shared input  $P=S1 \times S2$  in your project 2.

Following the lecture on implicit state enumeration, use the implicit state enumeration to check the equivalence of  $S1$  and  $S2$ .

The initial states of FFs in both circuits are all the equivalent states.

Use the Boolean algebra to do the reasoning.

### Implicit State Enumeration

Reach-ability Analysis

**Fig. 4: Reachability**







Fig. 5: State Diagram

Fig. 6: FSM from project 2



### Equivalence Checking

$$S0 = v1v2$$

$$R1 = av1v1' + av1v1' + av1v1' + av1v1'$$

$$R2 = av2v2' + av2v2' + av2v2' + av2v2'$$

$$\exists a \exists v1 \exists v2. S0 \wedge R1 \wedge R2$$

$$\exists a \exists v1 \exists v2. (\neg v1 \neg v2) \wedge (av1v1' + av1v1' + av1v1' + av1v1') \wedge (av2v2' + av2v2' + av2v2' + av2v2')$$

$$= \exists a \exists v1 \exists v2. (\neg av1v \neg 2v1' \neg v2' + a \neg v1 \neg v2 \neg v1' v2')$$