Milestone 2+3: Class-based testbench

ECE-593: Fundamentals of Pre-Silicon Validation  
Maseeh College of Engineering and Computer Science  
Winter, 2025

A black background with white text

Description automatically generated

Project Name: RISC-V ALU

Team#: 3  
Members: Angelo Maldonado-Liu,Saishree Lnu, Niko Nikolov  
Date:01/31/2025

[**Testbench 3**](#_35nkun2)

[**Generator 5**](#_1ksv4uv)

[Generator AI Summary: 8](#_2jxsxqh)

[**Driver 11**](#_z337ya)

[Driver AI Summary: 12](#_3j2qqm3)

[**Interface 14**](#_4i7ojhp)

[Interface AI Summary: 15](#_2xcytpi)

[**Transaction 18**](#_1ci93xb)

[Transaction AI Summary: 19](#_3whwml4)

[**Monitor 21**](#_2bn6wsx)

[Monitor AI Summary: 23](#_qsh70q)

[**Scoreboard 24**](#_3as4poj)

[Scoreboard AI Summary: 27](#_1pxezwc)

[**Coverage 31**](#_49x2ik5)

[Coverage AI Summary 33](#_2p2csry)

[**Appendix: 39**](#_9hnb6hy6dao7)

# 

# 

# Testbench

Designed to verify the rv32i\_alu module, and also serves as the top module in our design.

The testbench interfaces with the ALU through an alu\_if instance (interface.sv), a SystemVerilog interface that provides a structured way to combine all input and output signals.

On the input side, signals such as i\_clk, i\_rst\_n, i\_alu, i\_rs1, i\_rs2, i\_imm, i\_opcode, and various control signals like i\_ce, i\_stall, and i\_flush are driven into the ALU.

On the output side, it captures signals including the computation result o\_y, bypassed operands (o\_rs1, o\_rs2), program counter updates (o\_next\_pc, o\_change\_pc), and pipeline control signals (o\_stall\_from\_alu, o\_ce, o\_flush).

The testbench uses components instantiated within the initial block, such as generator, a driver, two monitors (input and output), a scoreboard, and a coverage collector. These components are launched concurrently using a fork construct with join\_none, enabling parallel execution to maximize efficiency and emulate real-time DUT interaction.

The generator class is responsible for creating the test stimuli.

It constructs a comprehensive set of transaction objects, each representing a test scenario with fields such as ALU operation (i\_alu), operands (i\_rs1, i\_rs2, i\_imm), opcode (i\_opcode), and control signals etc.

The transactions are dispatched to the driver via the interface mailbox (driver\_mb), creating a decoupled producer-consumer relationship.

The driver, instantiated from the driver class (driver.sv), translates these high-level transactions into low-level signal manipulations on the alu\_if interface (interface.sv). For each transaction received from the mailbox, it assigns values to DUT inputs—such as setting i\_alu for the desired operation or i\_rs1 and i\_imm for operands—and synchronizes these updates with the positive edge of i\_clk.

Essentially, trying to mimic the timing of a real pipeline.

Concurrently, two monitors observe the DUT’s behavior.

The input monitor (monitor\_in) samples the ALU’s input signals on every positive clock edge when i\_ce is asserted, capturing data such as i\_alu, i\_rs1, and i\_opcode into a transaction object.

This transaction is then sent to the scoreboard via the mon\_in2scb mailbox.

The output monitor (monitor\_out) performs a similar role for the ALU’s outputs, waiting for o\_ce to indicate valid data before sampling signals like o\_y, o\_next\_pc, and o\_rd\_valid. These output transactions are forwarded to the scoreboard through the mon\_out2scb mailbox.

Together, these monitors provide a complete record of the ALU’s input-output behavior.

The scoreboard, an instance of the scoreboard class (scoreboard.sv), receives input transactions from mon\_in2scb and buffers their signals in FIFO arrays (e.g., i\_alu\_fifo, i\_rs1\_fifo), preserving the sequence of operations.

As output transactions arrive from mon\_out2scb, it retrieves the corresponding input data from these FIFOs, computes the expected ALU result using the alu\_operation function, and compares it against the actual outputs.

The alu\_operation function, defined within the testbench, mirrors the ALU’s logic by interpreting the one-hot encoded i\_alu signal to perform operations such as addition (a + b), subtraction (a - b), or comparisons (e.g., a < b). It supports the full range of RV32I ALU operations, including SLT, SLL, and GEU.

The scoreboard checks the computation result (o\_y), control signals (e.g., o\_change\_pc for branches, o\_wr\_rd for writeback) and pipeline states (e.g., o\_stall). Any mismatch triggers an error message.

The coverage collector class (coverage.sv) monitors the DUT signals via the same alu\_if interface (interface.sv).

It defines a covergroup (alu\_cg) that samples key signals—such as i\_opcode, i\_alu, o\_change\_pc, and pipeline controls—on clock edges when i\_ce is high. This covergroup includes coverpoints for individual signal ranges (e.g., all 32 destination register addresses) and cross coverage for signal interactions (e.g., opcodes with ALU operations or stalls).

After some number of time units, it reports coverage percentages.

However, we had some trouble reaching beyond 40% the functional coverage at this stage. We will continue to improve our coverage as we progress through UVM.

The simulation runs for 10,000 time units before terminating with $finish, allowing for the generator to exhaust its predefined and random scenarios.

# Generator

This class is responsible for generating both predefined and randomized transactions to verify the RISC-V ALU design.

It creates test scenarios for arithmetic, logical, shift, comparison, memory, branch, jump, upper immediate, system, and fence operations.


Each generated transaction is sent to the driver via mailbox.



*Figure 1 Generator class, mailbox of type transaction*

The initialization routine derives a seed from configuration parameters, establishing a nontrivial state that is immediately processed to ensure unique, predictable state transitions.


The core loop applies a recurrence relation that combines bitwise operators with modular arithmetic, thereby minimizing computational overhead and enforcing strict determinism.

Each transaction represents a distinct test scenario.

The module defines two enumerated types, one specifies the full set of ALU operations—including arithmetic, logical, shift, and comparison functions—while the other employs one-hot encoding to represent various RISC-V instruction formats.

Transaction generation is done in two ways. One method uses predefined tasks that generate test scenarios targeting specific instruction categories, ensuring that edge conditions such as overflow, underflow, and boundary constraints are rigorously exercised.

The other method employs a constraint-based random testing strategy that rotates among different modes—testing zero operands, maximum values, and fully randomized inputs. This dual approach provides both directed coverage of known critical cases and the opportunity to uncover unexpected issues.



*Figure 3 Constraint based random test generation.*

## Generator AI Summary:

**Class:** generator

**Purpose**

The generator class creates a comprehensive set of test scenarios to exercise the RV32I ALU. It generates both predefined test cases targeting specific operations and random scenarios to cover a broader range of conditions. These scenarios are encapsulated as transaction objects, which are sent to the driver through a mailbox for execution.

**Key Components**

* trans: A transaction object that defines the parameters of each test scenario (e.g., operands, operation type, immediate values).
* num\_transactions: An integer specifying the number of random transactions to generate (default: 50).
* generation\_complete: An event triggered to indicate that all test scenarios have been generated.
* gen2drv\_mb: A mailbox used to pass transaction objects from the generator to the driver.

**Core Functions**

* **Constructor (**new**)**  
  Initializes the generator with a reference to the gen2drv\_mb mailbox and instantiates a new transaction object for scenario generation.
* **Task:** generate\_scenarios  
  The main entry point for test generation. It orchestrates the execution of:
  + generate\_predefined\_scenarios(): Produces targeted test cases.
  + generate\_random\_scenarios(): Produces randomized test cases.
  + deactivate\_ce(): Deactivates the clock enable signal (i\_ce = 0) after generation.
  + Signals completion via the generation\_complete event.
* **Task:** generate\_predefined\_scenarios  
  Generates a suite of predefined test cases covering various RISC-V instruction categories:
  + **Arithmetic**: Tests ADD (e.g., overflow) and SUB (e.g., underflow).
  + **Logical**: Tests AND, OR, and XOR with specific bit patterns.
  + **Shift**: Tests SLL, SRL, and SRA with edge cases (e.g., maximum shift).
  + **Comparison**: Tests SLT, SLTU, EQ, and GE with boundary conditions.
  + **Memory**: Tests LOAD and STORE for address handling.
  + **Branch**: Tests branch taken/not-taken conditions.
  + **Jump**: Tests JAL and JALR with forward jumps and return addresses.
  + **Upper Immediate**: Tests LUI and AUIPC with large immediates.
  + **System/Fence**: Tests CSR operations and memory ordering (FENCE).
* **Task:** generate\_random\_scenarios  
  Produces num\_transactions random test cases with varied constraints:
  + **Zero Operands**: Forces one operand to zero (enabled every third iteration).
  + **Max Values**: Uses maximum operand values (enabled every third iteration).
  + **Fully Random**: No special constraints (default case).
  + Randomizes transaction parameters and sends each to the driver via the mailbox.
* **Task:** deactivate\_ce  
  Sets the clock enable (i\_ce) to 0, sends the final transaction, and prepares the system for shutdown.
* **Function:** print\_scenario  
  Displays detailed information about each test scenario, including:
  + Operation type (e.g., ADD, SUB).
  + Instruction type (e.g., R\_TYPE, I\_TYPE).
  + Operands (i\_rs1, i\_rs2), immediate (i\_imm), and clock enable (i\_ce).
  + Expected result based on the ALU operation.

**Behavior**


The generator class ensures thorough verification of the RV32I ALU by:

1. Creating predefined scenarios to test specific functionality and edge cases (e.g., overflow, sign preservation).
2. Generating random scenarios to explore a wide range of inputs and conditions.
3. Using a structured approach to send transactions to the driver and signal completion.

This combination of targeted and random testing provides robust coverage of the ALU's arithmetic, logical, shift, comparison, and control operations, making it an essential component in the verification process.

# Driver


The driver module (driver.sv) implements a communication mechanism between the generator, the monitor and the interface.



*Figure 4 Mailbox and object instantiation*

The driver monitors a mailbox interface for incoming transaction objects.

Once a transaction is detected, a non-blocking read mechanism retrieves the object and transfers its contents into a set of signals destined for the design under test.



*Figure 5 Driver task that routes the update to the mailbox transaction of transaction type*

The implementation separates the communication logic from the signal-driving routines, resulting in a modular structure that enhances both maintainability and scalability.

## Driver AI Summary:


Class: driver

* **Purpose**:  
  Drives the RV32I ALU DUT by converting transaction objects into low-level signal manipulations on the DUT’s interface (alu\_if).
* **Key Components**:
  + driver\_mb: Mailbox to receive transaction objects from the sequencer.
  + drv\_if: Virtual interface (alu\_if) to connect to the DUT.
* **Core Functions**:
  + **Constructor (**new**)**:  
    Initializes the driver with the virtual interface and mailbox.
  + **Task:** run:  
    Runs in a infinite loop, fetching transactions from driver\_mb and calling drive\_item to drive the DUT.
  + **Task:** drive\_item:  
    Maps transaction fields (e.g., i\_opcode, i\_rs1) to DUT signals via drv\_if.  
    Updates signals at the positive edge of i\_clk, followed by a #20 delay for simulation timing.
* **Behavior**:  
  Continuously drives DUT inputs with transaction data, synchronized to the clock, ensuring controlled stimulus application.

# Interface

The interface (interface.sv), provides a structured way for signal exchange between verification components and the design under test by grouping in one place all of the signals.

It specifies the essential signals, such as the clock, reset, valid, ready, and data signals, and establishes a coherent protocol for transaction communication.



*Figure 6ALU Interface and signal definitions*

## Interface AI Summary:

This interface is designed to facilitate communication between the RV32I ALU and pipeline stages (e.g., controller and writeback) in a RISC-V processor design.

**Interface:** alu\_if

* **Purpose**:  
  Enables structured data and control signal exchange between the ALU and other pipeline components in an RV32I-based RISC-V processor.
* **Clock and Reset**:
  + i\_clk: Main clock signal for synchronization.
  + i\_rst\_n: Active-low asynchronous reset.

**Input Signals (Driven by Controller)**

These signals are provided to the ALU to specify operations, operands, and control:

* i\_alu: ALU operation selection bits (width: ALU\_WIDTH).
* i\_rs1\_addr: Source register 1 address (5 bits).
* i\_rs1: Source register 1 value (32 bits).
* i\_rs2: Source register 2 value (32 bits).
* i\_imm: Immediate value from the instruction (32 bits).
* i\_funct3: 3-bit function code from the instruction (3 bits).
* i\_opcode: Instruction opcode (width: OPCODE\_WIDTH).
* i\_exception: Exception status from prior stages (width: EXCEPTION\_WIDTH).
* i\_pc: Program counter value (32 bits).
* i\_rd\_addr: Destination register address (5 bits).
* i\_ce: Clock enable signal.
* i\_stall: Pipeline stall signal from the controller.
* i\_force\_stall: Debug-specific stall signal.
* i\_flush: Pipeline flush signal.

**Output Signals (To Writeback Stage)**

These signals are generated by the ALU and passed to the writeback stage:

* o\_rs1\_addr: Bypassed source register 1 address (5 bits).
* o\_rs1: Bypassed source register 1 value (32 bits).
* o\_rs2: Bypassed source register 2 value (32 bits).
* o\_imm: Bypassed immediate value (12 bits).
* o\_funct3: Bypassed 3-bit function code (3 bits).
* o\_opcode: Bypassed opcode (width: OPCODE\_WIDTH).
* o\_exception: Propagated exception status (width: EXCEPTION\_WIDTH).
* o\_y: ALU computation result (32 bits).
* o\_pc: Current program counter value (32 bits).
* o\_next\_pc: Calculated next PC for jumps/branches (32 bits).
* o\_change\_pc: PC change request (1 = branch/jump taken).
* o\_wr\_rd: Write enable for the destination register.
* o\_rd\_addr: Destination register address (5 bits).
* o\_rd: Data to write to the destination register (32 bits).
* o\_rd\_valid: Indicates valid write data for the destination register.
* o\_stall\_from\_alu: Stall request generated by the ALU.
* o\_ce: Propagated clock enable signal.
* o\_stall: Combined stall signal output.
* o\_flush: Propagated flush signal.

**Behavior**

* **Data Flow**:  
  Inputs like operands (i\_rs1, i\_rs2, i\_imm), operation type (i\_alu), and instruction details (i\_funct3, i\_opcode) drive the ALU computation. Outputs include the result (o\_y), bypassed data, and control signals for pipeline management.
* **Pipeline Control**:  
  Supports stalls (i\_stall, o\_stall\_from\_alu), flushes (i\_flush, o\_flush), and clock gating (i\_ce, o\_ce).
* **Branch/Jump Handling**:  
  Provides PC-related signals (o\_pc, o\_next\_pc, o\_change\_pc) for control flow changes.
* **Exception Handling**:  
  Propagates exception status (i\_exception → o\_exception) through the pipeline.



**Usage**

* **Context**:  
  Used in a testbench or processor design to connect the ALU module with pipeline stages like the controller and writeback.
* **Verification**:  
  Enables precise observation and control of ALU inputs/outputs, supporting functional verification of the RV32I ALU.

# Transaction


The transaction class is used to generate and encapsulate stimulus for a RISC-V ALU verification environment. The mailboxes in the testbench are of this type/instance.

The class contains a set of randomized input signals such as a 14‐bit one-hot encoded ALU control, two 32-bit operands, an immediate value, an 11-bit opcode, and a clock enable signal, all of which model the various inputs to the ALU.



*Figure 8 Signals to be randomized*

In addition to these randomized inputs, the class holds signals for expected output verification, including the expected ALU result, and many other signals that simulate control, addressing, and miscellaneous behaviors such as clock, reset, register addresses, function codes, exception signals, program counter, stall, and flush signals.

The code also defines constraints that govern the randomization process. 

One constraint ensures that the ALU control signal is one-hot encoded and only takes one of the predetermined 14-bit values, each corresponding to a specific operation like ADD, SUB, AND, OR, XOR, various shift operations, and comparison operations.

There is also a constraint to limit the opcode to a valid set representing different instruction types, and a distribution constraint that biases the clock enable signal to be active most of the time.

Additional optional constraints force at least one operand to be either zero or its maximum value, or to fall near a sign boundary, which is useful for stress-testing sign-related behavior.

The constructor of the class initializes all input and output signals to their default values. There is a helper function that allows the user to set specific values for the ALU operation by clearing any previous ALU control setting, selecting the appropriate bit for the desired operation, and assigning the corresponding operands and opcode. Another function computes the expected result of the ALU operation based on the current operands, immediate, and ALU control, using a case statement that matches each one-hot encoded operation to its corresponding arithmetic or logical function.

Finally, a cloning function is provided to create an exact copy of a transaction, duplicating its key input values and expected result, which is useful for maintaining stimulus consistency during verification runs.

## Transaction AI Summary:

**Class:** transaction

* **Purpose**: Represents a data packet for RV32I ALU verification, containing randomized inputs, control signals, expected results, and output signals for stimulus generation and monitoring.
* **Key Features**:
  1. **Randomized Inputs**:
     + i\_alu (14-bit): One-hot encoded ALU control (e.g., ADD, SUB).
     + i\_rs1, i\_rs2, i\_imm (32-bit): Operands and immediate value.
     + i\_opcode (11-bit): Instruction type.
     + i\_ce: Clock enable.
  2. **Expected Output**:
     + verify\_y (32-bit): Expected ALU result for verification.
  3. **Additional Inputs**:
     + Control signals (e.g., i\_clk, i\_rst\_n, i\_stall) and addressing (e.g., i\_rs1\_addr, i\_rd\_addr).
  4. **Output Signals**:
     + ALU outputs (e.g., o\_y, o\_rd) and control (e.g., o\_ce, o\_rd\_valid).
  5. **Constraints**:
     + alu\_ctrl\_c: Enforces one-hot i\_alu for valid operations (e.g., ADD, XOR).
     + opcode\_c: Restricts i\_opcode to valid RV32I types (e.g., R-type, JAL).
     + ce\_c: i\_ce is 90% enabled.
     + operand\_ranges: Full 32-bit range for operands.
     + Optional: zero\_operand\_c, max\_value\_c, sign\_boundary\_c for specific test cases.
* **Methods**:
  1. **Constructor (**new**)**:
     + Initializes all signals to 0 (or 1 for i\_rst\_n).
  2. set\_values:
     + Configures inputs (e.g., i\_alu, i\_rs1) for a specific operation.
  3. alu\_operation:
     + Computes verify\_y based on i\_alu, operands, and i\_opcode (e.g., ADD, SLT).
  4. clone:
     + Returns a copy of the transaction with input values preserved.
* **Behavior**: Generates constrained-random stimuli for ALU testing, computes expected results, and supports input/output monitoring in a testbench.

# Monitor

We designed two monitor classes for the verification of the RISC-V ALU.

The first class, `monitor\_in`, is responsible for sampling input signals from the interface we implemented. It operates by continuously monitoring the clock signal and, when the clock enable is asserted, captures all relevant input signals such as reset, ALU controls, register addresses, immediate values, and control flags. These captured values are packaged into transaction objects and sent to a scoreboard for verification via a transaction type mailbox.




*Figure 10 monitor\_in class' main task*

The second class, `monitor\_out`, serves a complementary role by monitoring the DUT's output signals. It maintains a count of processed transactions and waits for the output valid signal (o\_ce) before capturing the output data. When valid output is detected, it samples various signals including register values, computation results, program counter values, and control flags. Like its input counterpart, it packages these outputs into transaction objects and sends them to the scoreboard through a dedicated mailbox.



*Figure 11 monitor\_out class' main task*

Both monitors are essential components of the verification environment, working together to ensure the ALU's behavior matches its specification. They use virtual interfaces to access the DUT signals and implement a standard constructor pattern for initialization.



*Figure 12 Comparison of monitor\_in and monitor\_out*

## Monitor AI Summary:

**Class:** monitor\_in

* **Purpose**: Samples DUT input signals via a virtual interface (vif), creates transaction objects, and sends them to the scoreboard through a mailbox (mon\_in2scb).
* **Key Features**:
  + Uses virtual alu\_if to access inputs (e.g., i\_clk, i\_rs1, i\_alu).
  + Constructor initializes vif and mon\_in2scb.
  + main task: Runs forever, samples on posedge i\_clk when i\_ce is high, populates transaction, and sends it via mailbox.
* **Behavior**: Synchronous, conditional sampling of RV32I ALU inputs.

**Class:** monitor\_out

* **Purpose**: Samples DUT output signals via vif, creates transaction objects, sends them to the scoreboard via mon\_out2scb, and tracks count with tx\_count.
* **Key Features**:
  + Uses virtual alu\_if for outputs (e.g., o\_y, o\_rd, o\_rd\_valid).
  + Constructor initializes vif and mon\_out2scb.
  + main task: Runs forever, samples on posedge i\_clk when o\_ce is high, populates transaction, sends it, and increments tx\_count.
* **Behavior**: Synchronous, waits for valid outputs, tracks transactions.


**Overview**

* **Context**: Part of an RV32I ALU testbench; monitor\_in captures inputs, monitor\_out captures outputs for scoreboard verification.
* **Operation**: Both use mailboxes for asynchronous communication and run continuously, aligned with clock edges.

# Scoreboard


The scoreboard functions as a checker that compares the ALU’s outputs with the expected results derived from input transactions.

The scoreboard receives two streams of transactions via mailboxes: one carrying the inputs and the other the outputs.




*Figure 13 Scoreboard mailboxes and FIFO Arrays*

Each input transaction, which contains all the signal fields such as clock, reset, ALU control, register addresses and data, immediate values, function codes, opcodes, exceptions, and other control signals, is stored in corresponding FIFO arrays.




*Figure 14 Scoreboard getting input taks*

Meanwhile, the output transactions are fetched, and for each one, the scoreboard pops the associated input values from the FIFO arrays.



*Figure 16 Scoreboard getting output task*

It then computes the expected ALU result using a dedicated function that interprets a one-hot encoded operation signal to decide between operations like addition, subtraction, logical comparisons, bitwise operations, and various shift operations.



*Figure 17 Scoreboard handling different instruction types*

The code includes logic to handle different instruction types, such as R-type, I-type, branch, jump, LUI, and AUIPC instructions, and also checks conditions related to stalls, flushes, and resets.

## Scoreboard AI Summary:

**Overview of the** scoreboard **Class**

**Purpose**

The scoreboard class is a critical verification component designed to ensure the correctness of the RV32I ALU's outputs. It achieves this by:

Collecting input transactions from the DUT (Device Under Test) via a monitor.

Storing these inputs in FIFO (First-In-First-Out) buffers.

Retrieving corresponding output transactions from the DUT.

Comparing the actual outputs against expected results computed from the buffered inputs.

The scoreboard handles a variety of conditions, including normal ALU operations, reset states, stalls, flushes, and instruction-specific behaviors (e.g., branches, jumps), and provides detailed error reporting when discrepancies are detected.

**Key Components**

**Mailboxes**

mon\_in2scb: A mailbox that receives input transactions from the monitor capturing the DUT's input signals.

mon\_out2scb: A mailbox that receives output transactions from the monitor capturing the DUT's output signals.

**Role**: These mailboxes enable communication between the scoreboard and the monitors, ensuring that input and output data are properly synchronized for verification.

**FIFO Arrays**

The scoreboard uses FIFO arrays to buffer individual signals from input transactions until their corresponding outputs are available for comparison. Each FIFO corresponds to a specific input signal:

i\_clk\_fifo[$]: Stores clock signals (currently optional and could be commented out).

i\_rst\_n\_fifo[$]: Stores reset signals (rst\_n).

i\_alu\_fifo[$]: Stores ALU control signals (one-hot encoded, width: ALU\_WIDTH).

i\_rs1\_addr\_fifo[$]: Stores RS1 register addresses (5 bits).

i\_rs1\_fifo[$]: Stores RS1 data (32 bits).

i\_rs2\_fifo[$]: Stores RS2 data (32 bits).

i\_imm\_fifo[$]: Stores immediate values (32 bits).

i\_funct3\_fifo[$]: Stores funct3 fields (3 bits).

i\_opcode\_fifo[$]: Stores opcode signals (width: OPCODE\_WIDTH).

i\_exception\_fifo[$]: Stores exception signals (width: EXCEPTION\_WIDTH).

i\_pc\_fifo[$]: Stores program counter values (32 bits).

i\_rd\_addr\_fifo[$]: Stores destination register addresses (5 bits).

i\_ce\_fifo[$]: Stores clock enable signals.

i\_stall\_fifo[$]: Stores stall signals.

i\_force\_stall\_fifo[$]: Stores forced stall signals.

i\_flush\_fifo[$]: Stores flush signals.

**Counters**

count\_in: Tracks the number of input transactions received.

count\_out: Tracks the number of output transactions processed.

**Role**: These counters help monitor the progress of verification and ensure that inputs and outputs are processed in sync.

**Class Methods and Tasks**

**Constructor**

**Signature**: function new(mailbox#(transaction) mon\_in2scb, mailbox#(transaction) mon\_out2scb)

**Functionality**:

Initializes the scoreboard with references to the input and output mailboxes (mon\_in2scb and mon\_out2scb).

Establishes the communication pathways for receiving transactions from the monitors.

**Task:** main

**Purpose**: Launches the primary concurrent operations of the scoreboard.

**Implementation**:

systemverilog

task main;

fork

get\_input(); // Collect input transactions

get\_output(); // Collect and verify output transactions

join\_none

endtask

**Behavior**: Uses a fork block with join\_none to run get\_input() and get\_output() in parallel, allowing continuous and non-blocking processing of input and output transactions.

**Task:** get\_input

**Purpose**: Continuously retrieves input transactions from mon\_in2scb and buffers their signals in the FIFOs.

**Implementation**:

Waits for a transaction using mon\_in2scb.get(tx).

Increments count\_in.

Pushes each signal from the transaction (tx) into its corresponding FIFO (e.g., i\_alu\_fifo.push\_back(tx.i\_alu)).

**Key Steps**:

Logs receipt of the transaction with a display message.

Stores all input signals (e.g., i\_clk, i\_rst\_n, i\_alu, etc.) into their respective FIFOs.

**Behavior**: Ensures that all input data is preserved in order until the corresponding output is available for comparison.

**Task:** get\_output

**Purpose**: Retrieves output transactions from mon\_out2scb, computes expected results from buffered inputs, and verifies the DUT outputs.

**Implementation**:

Waits for a transaction using mon\_out2scb.get(tx).

Increments count\_out.

Pops input signals from the FIFOs (e.g., rst\_n = i\_rst\_n\_fifo.pop\_front()).

Performs detailed verification based on the opcode, ALU operation, and control signals.

**Key Verification Steps**:

**Reset Check**: If rst\_n == 0, ensures o\_exception, o\_ce, and o\_stall\_from\_alu are 0. Flags an error if not.

**ALU Operation**: Calls alu\_operation to compute the expected result (out) based on:

First operand: pc for JAL/AUIPC, otherwise rs1.

Second operand: rs2 for RTYPE/BRANCH, otherwise imm.

ALU control signal: alu.

**Instruction-Specific Checks**:

**Branches**: Verifies o\_next\_pc, o\_change\_pc, and o\_flush match expected values when out is true.

**Jumps (JAL/JALR)**: Computes sum (e.g., rs1 + imm for JALR) and checks o\_next\_pc, o\_change\_pc, and o\_flush. Sets rd\_d = pc + 4.

**LUI**: Sets rd\_d = imm.

**AUIPC**: Sets rd\_d = pc + imm.

**Register Writeback**: Determines wr\_rd\_d (write enable) and rd\_valid based on the opcode (e.g., 0 for BRANCH, STORE).

**Stall/Flush Handling**: Verifies o\_stall matches (stall || force\_stall) unless flushed.

**Output Comparison**: When no stall and ce == 1, compares actual outputs (e.g., o\_y, o\_rd, o\_rd\_valid) with expected values (out, rd\_d, etc.).

**Error Reporting**: If any mismatch occurs (error == 1), prints a detailed log of all input and output signals for debugging.

**Function:** alu\_operation

**Signature**: function automatic logic [31:0] alu\_operation(input logic [31:0] a, input logic [31:0] b, input logic [ALU\_WIDTH-1:0] op)`

**Purpose**: Computes the expected ALU result based on operands a and b and the one-hot encoded operation op.

**Implementation**:

Uses $clog2(op) to identify the active operation (assuming one-hot encoding).

Supports operations like:

0: a + b (ADD)

1: a - b (SUB)

2: (a < b) ? 1 : 0 (SLT)

3: (unsigned’a < unsigned’b) ? 1 : 0 (SLTU)

4: a ^ b (XOR)

5: a | b (OR)

6: a & b (AND)

7: a << b[4:0] (SLL)

8: a >> b[4:0] (SRL)

9: $signed(a) >>> b[4:0] (SRA)

10: (a == b) ? 1 : 0 (EQ)

11: (a != b) ? 1 : 0 (NEQ)

12: (a >= b) ? 1 : 0 (GE)

13: (unsigned’a >= unsigned’b) ? 1 : 0 (GEU)

Default: Returns 0 for invalid operations.

**Behavior**: Provides a reference model for ALU operations, enabling the scoreboard to predict correct outputs.

**Key Behaviors**

**Input Buffering**: FIFOs store input signals in sequence, aligning them with pipelined outputs for accurate comparison.

**Error Detection**: Comprehensive checks cover ALU results, control signals, and pipeline states, flagging any deviations.

**Reset Handling**: Ensures proper reset behavior by validating control signals during rst\_n == 0.

**Instruction-Specific Logic**: Adapts verification logic to handle different RV32I instruction types (e.g., arithmetic, branches, jumps).

**Stall and Flush Management**: Verifies correct propagation of stall and flush signals, ensuring pipeline integrity.

**Interaction with Other Components**

**Monitors**: Receives input and output transactions via mon\_in2scb and mon\_out2scb.

**Driver and Generator**: Indirectly verifies the DUT’s response to inputs generated and driven by these components.

**Coverage**: Complements coverage analysis by confirming that exercised scenarios produce correct results.

# Coverage

Coverage primarily focuses on functional coverage data for an ALU design.


The intent is as we progress to add more coverage and to get at 100% for code coverage.

The class uses the custom virtual interface (inteface.sv) to sample different signals from the design under test.


It sets up a covergroup that monitors a variety of signals, including those related to ALU operations like the opcode and ALU control, branch and jump behavior such as the next program counter and control signals, as well as signals used for managing pipeline behavior like stalls, flushes, and clock enables.

Additionally, it tracks exception signals and defines cross coverage among several signal groups to ensure that their interactions are thoroughly exercised.

The class includes a main task that, on every rising clock edge, samples the coverage data when the clock enable is active, and it provides helper functions to print out the coverage percentages for both individual coverpoints and their crosses.



*Figure 18 Coverage mailbox,interface, covergroup and coverpoint*



*Figure 19 Coverage main task invoked in `run\_coverage`*

Finally, a dedicated task runs the entire coverage collection process and displays the detailed reports, helping verify that the simulation exercises all aspects of the ALU and related pipeline controls.

## Coverage AI Summary

**Purpose**

The coverage class collects functional coverage data to verify the RV32I ALU design. It samples various signals from the Device Under Test (DUT) through a virtual interface (vif) and uses a covergroup to track the coverage of ALU operations, branch/jump handling, register writeback, pipeline control signals, and exceptions. This ensures that all specified scenarios, including normal operations and edge cases, are exercised during simulation.

**Key Components**

* vif: A virtual interface (alu\_if) that connects to the DUT's signals, allowing the class to sample them for coverage analysis.
* mon\_in2scb: A mailbox for sending input transactions to the scoreboard. While declared, it is not used in the provided code snippet.
* alu\_cg: A covergroup that defines the coverage model, including individual coverpoints and cross coverage points for key signals.

**Covergroup:** alu\_cg

The alu\_cg covergroup is the core of the coverage collection, specifying what signals to monitor and how to bin their values. It includes:

**Coverpoints**

Coverpoints define the individual signals to be sampled and the ranges or states to be covered:

* vif.i\_opcode:
  + **Bins**: opcode\_types[] = {[0 : OPCODE\_WIDTH - 1]}`
  + Covers all possible opcode values, ensuring every opcode type is tested.
* vif.i\_alu:
  + **Bins**: alu\_ops[] = {[0 : ALU\_WIDTH - 1]}`
  + Covers all ALU operation types, ensuring each operation (e.g., add, subtract) is exercised.
* vif.o\_change\_pc:
  + Covers whether the program counter changes (e.g., for branches or jumps), typically a 1-bit signal with two states (0 or 1).
* vif.o\_next\_pc:
  + **Bins**: pc\_values = {[0 : 32'hFFFFFFFF]}
  + Covers the full 32-bit range of next program counter values, though this broad range may need refinement in practice.
* vif.o\_wr\_rd:
  + Covers whether a write to the register file is enabled (e.g., 0 for no write, 1 for write).
* vif.o\_rd\_valid:
  + Covers the validity of the register write data (e.g., 0 for invalid, 1 for valid).
* vif.o\_rd\_addr:
  + **Bins**: rd\_addr = {[0 : 31]}
  + Covers all 32 possible destination register addresses in the RISC-V register file.
* **Pipeline Control Signals**:
  + vif.i\_ce: Clock enable signal.
  + vif.i\_stall: Stall signal from the pipeline.
  + vif.i\_force\_stall: Forced stall signal.
  + vif.i\_flush: Flush signal to clear the pipeline.
  + vif.o\_stall\_from\_alu: Stall signal originating from the ALU.
  + vif.o\_stall: Overall stall output.
  + vif.o\_flush: Flush output signal.
  + These ensure all pipeline control states are tested.
* vif.i\_exception:
  + **Bins**: exceptions[] = {[0 : EXCEPTION\_WIDTH - 1]}`
  + Covers all possible exception types, ensuring they are triggered during testing.

**Cross Coverage**

Cross coverage ensures that combinations of signals are tested together:

* cross vif.i\_opcode, vif.i\_alu:
  + Verifies that every opcode is tested with every ALU operation.
* cross vif.i\_opcode, vif.i\_exception:
  + Ensures exceptions are tested across different opcodes.
* cross vif.i\_opcode, vif.i\_stall, vif.i\_force\_stall:
  + Covers stall conditions (normal and forced) with various opcodes.
* cross vif.i\_opcode, vif.o\_change\_pc iff (vif.o\_change\_pc == 1'b1):
  + Focuses on branch/jump scenarios (PC changes) for different opcodes, only sampling when o\_change\_pc is 1.
* cross vif.i\_ce, vif.i\_stall, vif.i\_force\_stall, vif.i\_flush:
  + Ensures all combinations of pipeline control signals are tested.
* cross vif.o\_wr\_rd, vif.o\_rd\_valid, vif.i\_opcode:
  + Verifies register write scenarios (write enable and data validity) across different opcodes.

**Core Functions and Tasks**

* **Constructor (**new**)**:
  + **Inputs**: virtual alu\_if vif
  + Initializes the virtual interface (vif) and creates an instance of the alu\_cg covergroup.
  + **Code**:

1. function new(virtual alu\_if vif);

2. this.vif = vif;

3. alu\_cg = new();

4. endfunction

5.

* **Task:** main:
  + Runs an infinite loop to collect coverage data.
  + Samples the covergroup on every positive edge of vif.i\_clk when vif.i\_ce (clock enable) is high, ensuring coverage is collected only when the ALU is active.
  + **Code**:

1. task main;

2. $display("Coverage started");

3. forever begin

4. @(posedge vif.i\_clk);

5. if (vif.i\_ce) begin

6. alu\_cg.sample();

7. end

8. end

9. $display("Coverage finished");

10. endtask

11.

* **Function:** display\_coverpoint\_info:
  + Displays coverage percentages for key coverpoints (opcode, ALU operations, exceptions).
  + Uses alu\_cg.get\_coverage() to retrieve overall coverage data, though individual coverpoint percentages could be refined with more specific methods in a real implementation.
  + **Code**:

1. function void display\_coverpoint\_info();

2. $display("\n========== Coverpoint Coverage Report ==========");

3. $display("Opcode Coverage: %0.2f%%", alu\_cg.get\_coverage());

4. $display("ALU Coverage: %0.2f%%", alu\_cg.get\_coverage());

5. $display("Exception Coverage: %0.2f%%", alu\_cg.get\_coverage());

6. $display("==============================================");

7. endfunction

8.

* **Function:** display\_cross\_info:
  + Displays coverage percentages for cross coverage points (e.g., opcode-ALU, opcode-exception).
  + Similarly uses alu\_cg.get\_coverage() for simplicity, though cross-specific reporting could be enhanced.
  + **Code**:

1. function void display\_cross\_info();

2. $display("\n========== Cross Coverage Report ==========");

3. $display("Opcode-ALU Coverage: %0.2f%%", alu\_cg.get\_coverage());

4. $display("Opcode-Exception Coverage: %0.2f%%", alu\_cg.get\_coverage());

5. $display("Opcode-Stall Coverage: %0.2f%%", alu\_cg.get\_coverage());

6. $display("Opcode-Branch-Jump Coverage: %0.2f%%", alu\_cg.get\_coverage());

7. $display("Pipeline Control Coverage: %0.2f%%", alu\_cg.get\_coverage());

8. $display("===========================================");

9. endfunction

10.

* **Task:** run\_coverage:
  + Executes the main task to collect coverage and then calls the display functions to print detailed results.
  + **Code**:

1. task run\_coverage;

2. main(); // Run coverage collection

3. display\_coverpoint\_info(); // Print coverpoint info

4. display\_cross\_info(); // Print cross coverage info

5. endtask

6.

**Behavior**

The coverage class operates as follows:

1. **Initialization**: The constructor sets up the virtual interface and instantiates the covergroup.
2. **Sampling**: The main task continuously samples the covergroup on clock edges when the ALU is enabled (vif.i\_ce == 1).
3. **Coverage Collection**: Coverpoints and crosses track the occurrence of signal values and combinations, ensuring comprehensive testing of:
   * ALU operations (opcodes and ALU types).
   * Branch/jump scenarios (PC changes).
   * Register writeback (write enable, validity, addresses).
   * Pipeline control (stalls, flushes).
   * Exceptions.
4. **Reporting**: The display functions provide a summary of coverage percentages, helping engineers assess the completeness of the test suite.

**Comprehensive Verification**

This class ensures thorough verification by:

* Sampling key signals across all operational aspects of the ALU.
* Using cross coverage to verify interactions between signals (e.g., opcodes with stalls or exceptions).
* Collecting data only when the ALU is active, focusing on relevant scenarios.
* Providing detailed reports to identify untested conditions.

# Appendix:

Repository at branch m2:

* [RISC-V-ALU-Design-and-Verification/team\_3\_RiscV\_ALU/M2 at m2 · nnikolov3/RISC-V-ALU-Design-and-Verification](https://github.com/nnikolov3/RISC-V-ALU-Design-and-Verification/tree/m2/team_3_RiscV_ALU/M2)

Coverage runs:

* [RISC-V-ALU-Design-and-Verification/team\_3\_RiscV\_ALU/M2/docs/report\_50.txt at m2 · nnikolov3/RISC-V-ALU-Design-and-Verification](https://github.com/nnikolov3/RISC-V-ALU-Design-and-Verification/blob/m2/team_3_RiscV_ALU/M2/docs/report_50.txt)
* [RISC-V-ALU-Design-and-Verification/team\_3\_RiscV\_ALU/M2/docs/report\_1000.txt at m2 · nnikolov3/RISC-V-ALU-Design-and-Verification](https://github.com/nnikolov3/RISC-V-ALU-Design-and-Verification/blob/m2/team_3_RiscV_ALU/M2/docs/report_1000.txt)